

VXI Technology, Inc. VT1563A 2-Channel Digitizer VT1564A 4-Channel Digitizer User's Manual



Manual Part Number: 82-0094-000 Revision: June 27, 2007 Printed in U.S.A.

VT1563A/VT1564A Digitizers User's Manual

VXI TECHNOLOGY WARRANTY STATEMENT	9
U.S. Government Restricted Rights	9
Safety Symbols	
WARNINGS	10
Chapter 1	
Configuring the Digitizer Modules	13
Using This Chapter	13
Digitizers Description	13
General Information	13
Front Panel Features	14
Warnings and Cautions	17
Configuring the Digitizers	
Adding RAM to the Module	
Setting the Logical Address Switch	21
Setting the Interrupt Line	21
Installing the Digitizer in a Mainframe	
User Cabling Considerations	23
Input Terminal Port Connector Cables	23
Trigger Input Port Cables	24
3-Wire and 2-Wire Input Cabling Considerations	24
Cable Connector Assembly	
Initial Operation	30
Chapter 2	
Using the Digitizers	
Using this Chapter	
Digitizers Operation	
Digitizer Block Diagram	
Channel Block Diagram	34
Pre-Trigger/	
Post-Trigger Block Diagram	35
Power-on/Reset States	
Input Overload Condition	
Triggering the Digitizers	
Trigger Sources	37
Using Internal Triggering	37
Using External Triggering	38
Master-Slave Operation	
Digitizers Application Examples	42
Introduction	42
Making Digitizer Measurements	43

Chapter 3	
Digitizers Command Reference45	
Using This Chapter	
Command Types	
SCPI Command Reference	
ABORt48	
CALCulate 49	
CALCulate:LIMit:FAIL?49	
CALCulate:LIMit:LOWer:DATA50	
CALCulate:LIMit:LOWer:DATA?50	
CALCulate:LIMit:LOWer[:STATe]51	
CALCulate:LIMit:LOWer[:STATe]?51	
CALCulate:LIMit:UPPer:DATA51	
CALCulate:LIMit:UPPer:DATA?	
CALCulate:LIMit:UPPer[:STATe]52	
CALCulate:LIMit:UPPer[:STATe]?53	
CALibration54	
CALibration:DAC:VOLTage54	
CALibration:DAC:VOLTage?55	
CALibration:DATA?55	
CALibration:GAIN55	
CALibration:SOURce57	
CALibration:SOURce?	
CALibration:STATe58	
CALibration:STATe?58	
CALibration:STORe	
CALibration:VALue59	
CALibration:VALue?60	
CALibration:ZERO60	
CALibration:ZERO:ALL?61	
DIAGnostic63	
DIAGnostic:DAC:GAIN	
DIAGnostic:DAC:OFFSet	
DIAGnostic:DAC:OFFSet:RAMP64	
DIAGnostic:DAC:SOURce65	
DIAGnostic:DAC:SOURce:RAMP65	
DIAGnostic:INTerrupt:LINE	
DIAGnostic:INTerrupt:LINE?	
DIAGnostic:MEMory:SIZE	
DIAGnostic:MEMory:SIZE?67	
DIAGnostic:PEEK?67	
DIAGnostic:POKE69	
DIAGnostic:SHORt70	
DIAGnostic:SHORt?70	
DIAGnostic:STATus?70	
FORMat72	
FORMat[:DATA]72	
FORMat[:DATA]?72	
INITiate73	
INITiate:CONTinuous	
INITiate:CONTinuous?	
INITiatel:IMMediatel 74	

INPut	
INPut:FILTer[:LPASs]:FREQ	75
INPut:FILTer[:LPASs]:FREQ?	75
INPut:FILTer[:LPASs][:STATe]	76
INPut:FILTer[:LPASs][:STATe]?	
INPut[:STATe]	
INPut[:STATe]?	
OUTPut	
OUTput:TTLT <n>:SOURce</n>	
OUTPut:TTLT <n>:SOURce?</n>	
OUTPut:TTLT <n>[:STATe]</n>	
OUTPut:TTLT <n>[:STATe]?</n>	
SAMPle	
SAMPle:COUNt	
SAMPle:COUNt?	
SAMPle[:IMMediate]	
SAMPLe:PRETrigger:COUNt	
SAMPle:PRETrigger:COUNt?	
SAMPle:SLOPe	
SAMPle:SLOPe?	
SAMPle:SOURce	
SAMPle:SOURce?	
SAMPle:TIMer	
SAMPle:TIMer?	
[SENSe:]	
[SENSe:]DATA?	
[SENSe:]DATA:ALL?	
[SENSe:]DATA:COUNt?	
[SENSe:]DATA:CVTable?	
[SENSe:]ROSCillator:EXTernal:FREQuency	
[SENSe:]ROSCillator:EXTernal:FREQuency?	
[SENSe:]ROSCillator:SOURCe	
[SENSe:]ROSCillator:SOURce?	90
[SENSe:]SWEep:OFFSet:POINts	
[SENSe:]SWEep:OFFSet:POINts?	91
[SENSe:]SWEep:POINts	91
[SENSe:]SWEep:POINts?	91
[SENSe:]VOLTage[<channel>][:DC]:RANGe</channel>	92
[SENSe:]VOLTage[<channel>][:DC]:RANGe?</channel>	92
[SENSe:]VOLTage[<channel>][:DC]:RESolution?</channel>	
STATus	
Status System Registers	
STATus:OPERation:CONDition?	95
STATus:OPERation:ENABle	
STATus:OPERation:ENABle?	
STATus:OPERation[:EVENt]?	
STATus:PRESet	
STATus: QUEStionable: CONDition?	
STATus:QUEStionable:ENABle	
STATus:QUEStionable:ENABle?	
STATus:QUEStionable[:EVENt]?	
IJ 1/11U3.QUEJUUIADIEJ.⊑VEINU!!	ച്

SYSTem	97
SYSTem:ERRor?	97
SYSTem:VERSion?	97
TEST	98
TEST:ERRor?	98
TEST:NUMBer?	
TEST:TST[:RESults]?	
TRIGger	
TRIGger[:IMMediate]	
TRIGger:LEVel	
TRIGger:LEVel?	
TRIGger:MODE	
TRIGger:MODE?	
TRIGger:NODL: TRIGger:SLOPe[<n>]</n>	
TRIGger:SUIPeel (n>)?	
TRIGger:SOURce[<n>]</n>	
TRIGger:SOURce[<n>]?</n>	
IEEE 488.2 Common Commands Quick Reference	
*CLS	
*ESE and *ESE?	
*ESR?	
*IDN?	
*OPC	
*OPC?	
*RST	
*SRE and *SRE?	
*STB?	
*TST?	
*WAI	
SCPI Commands Quick Reference	115
Appendix A	
Digitizers Specifications	119
Appendix B	
Register-Based Programming	
About This Appendix	121
Register Programming vs. SCPI Programming	121
Addressing the Registers	
The Base Address	122
Register Offset	123
Register Descriptions	124
WRITE Registers	124
READ Registers	125
ID Register	126
Device Type Register	126
Status/Control Register	126
A24 Offset Register	
FIFO High Word/Low Word Registers	
Interrupt Control Register	
Interrupt Source Register	
CVTable Channel 1 Register	
· · · · · · · · · · · · · · · · · · ·	

CVTable Channel 2 Re	egister1	30
CVTable Channel 3 Re	egister1	31
CVTable Channel 4 Re	egister1	31
Samples Taken High F	Byte Register1	31
Samples Taken Low V	Nord Register1	31
Calibration Flash ROM	M Address Register1	31
	M Data Register1	
Calibration Source Re	egister1	32
Cache Count Register	r1	32
Range, Filter, and Cha	annel 1, 2 Connect Register1	33
Range, Filter, and Cha	annel 3, 4 Connect Register1	33
Trigger/Interrupt Level	l Channel 1 Register1	34
	l Channel 2 Register1	
	l Channel 3 Register1	
	l Channel 4 Register1	
	Byte Register1	
	Vord Register1	
	gh Byte Register1	
	w Word Register1	
	yte Register1	
	ord Register1	
	ol Register1	
	ol Register1	
	1	
	6	
	1	
	1	
	1	
	1	
Guill Guilbration		70
Appendix D		
_	ts1	
	1	
• •	1	
	Equipment1	
	1	
	Results1	
	ion Test Programs1	
	st	53
Functional Test	1	
Procedure		
	1	
Performance Verification T		54
Performance Verification T Zero Offset Verification		54 54
Performance Verification T Zero Offset Verification Noise Verification Test		54 54 55
Performance Verification T Zero Offset Verification Noise Verification Test Gain Verification Test	1 Tests	54 54 55 56
Performance Verification T Zero Offset Verification Noise Verification Test Gain Verification Test Filter Bandwidth Verification		54 54 55 56 57

Appendix E	
Digitizers Adjustments	
Introduction	163
Closed-Cover Electronic Calibration	163
Calibration Intervals	163
Adjustment Procedures	164
Adjustment Conditions	164
General Procedure	164
Zero Adjustment	165
VT1563A Gain Adjustment	166
VT1564A Gain Adjustment	167
Index	169

VXI TECHNOLOGY WARRANTY STATEMENT

VXI TECHNOLOGY PRODUCT: VT1563A 2-Channel Digitizer & VT1564A 4-Channel Digitizer DURATION OF WARRANTY: 3 yrs

- 1. VXI Technology warrants VXI Technology hardware, accessories and supplies against defects in materials and workmanship for the period specified above. If VXI Technology receives notice of such defects during the warranty period, VXI Technology will, at its option, either repair or replace products which prove to be defective. Replacement products may be either new or like-new.
- 2. VXI Technology warrants that VXI Technology software will not fail to execute its programming instructions, for the period specified above, due to defects in material and workmanship when properly installed and used. If VXI Technology receives notice of such defects during the warranty period, VXI Technology will replace software media which does not execute its programming instructions due to such defects.
- 3. VXI Technology does not warrant that the operation of VXI Technology products will be uninterrupted or error free. If VXI Technology is unable, within a reasonable time, to repair or replace any product to a condition as warranted, customer will be entitled to a refund of the purchase price upon prompt return of the product.
- 4. VXI Technology products may contain remanufactured parts equivalent to new in performance or may have been subject to incidental use.
- 5. The warranty period begins on the date of delivery or on the date of installation if installed by VXI Technology. If customer schedules or delays VXI Technology installation more than 30 days after delivery, warranty begins on the 31st day from delivery.
- 6. Warranty does not apply to defects resulting from (a) improper or inadequate maintenance or calibration, (b) software, interfacing, parts or supplies not supplied by VXI Technology, (c) unauthorized modification or misuse, (d) operation outside of the published environmental specifications for the product, or (e) improper site preparation or maintenance.
- 7. TO THE EXTENT ALLOWED BY LOCAL LAW, THE ABOVE WARRANTIES ARE EXCLUSIVE AND NO OTHER WARRANTY OR CONDITION, WHETHER WRITTEN OR ORAL, IS EXPRESSED OR IMPLIED AND VXI TECHNOLOGY SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTY OR CONDITIONS OF MERCHANTABILITY, SATISFACTORY QUALITY, AND FITNESS FOR A PARTICULAR PURPOSE.
- 8. VXI Technology will be liable for damage to tangible property per incident up to the greater of \$300,000 or the actual amount paid for the product that is the subject of the claim, and for damages for bodily injury or death, to the extent that all such damages are determined by a court of competent jurisdiction to have been directly caused by a defective VXI Technology product.
- 9. TO THE EXTENT ALLOWED BY LOCAL LAW, THE REMEDIES IN THIS WARRANTY STATEMENT ARE CUSTOMER'S SOLE AND EXLUSIVE REMEDIES. EXCEPT AS INDICATED ABOVE, IN NO EVENT WILL VXI TECHNOLOGY OR ITS SUPPLIERS BE LIABLE FOR LOSS OF DATA OR FOR DIRECT, SPECIAL, INCIDENTAL, CONSEQUENTIAL (INCLUDING LOST PROFIT OR DATA), OR OTHER DAMAGE, WHETHER BASED IN CONTRACT, TORT, OR OTHERWISE.

FOR CONSUMER TRANSACTIONS IN AUSTRALIA AND NEW ZEALAND: THE WARRANTY TERMS CONTAINED IN THIS STATEMENT, EXCEPT TO THE EXTENT LAWFULLY PERMITTED, DO NOT EXCLUDE, RESTRICT OR MODIFY AND ARE IN ADDITION TO THE MANDATORY STATUTORY RIGHTS APPLICABLE TO THE SALE OF THIS PRODUCT TO YOU.

U.S. Government Restricted Rights

The Software and Documentation have been developed entirely at private expense. They are delivered and licensed as "commercial computer software" as defined in DFARS 252.227-7013 (Oct 1988), DFARS 252.211-7015 (May 1991) or DFARS 252.227-7014 (Jun 1995), as a "commercial item" as defined in FAR 2.101(a), or as "Restricted computer software" as defined in FAR 52.227-19 (Jun 1987)(or any equivalent agency regulation or contract clause), whichever is applicable. You have only those rights provided for such



Software and Documentation by the applicable FAR or DFARS clause or the VXI Technology standard software agreement for the product involved.

VT1563A 2-Channel Digitizer and VT1564A 4-Channel Digitizer User's Manual

Copyright © 2003 VXI Technology, Inc. All rights reserved.

Safety Symbols



Instruction manual symbol affixed to product. Indicates that the user must refer to the manual for specific WARNING or CAUTION information to avoid personal injury or damage to the product.

Indicates the field wiring terminal that must be connected to earth ground before operating the equipment — protects against

electrical shock in case of fault.



Alternating current (AC)

Direct current (DC).



Warning. Risk of electrical shock.



Calls attention to a procedure, practice, or condition that could cause bodily injury or death.



Calls attention to a procedure, practice, or condition that could possibly cause damage to equipment or permanent loss of data.



Frame or chassis ground terminal—typically connects to the equipment's metal frame.

WARNINGS

The following general safety precautions must be observed during all phases of operation, service, and repair of this product. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of the product. VXI Technology assumes no liability for the customer's failure to comply with these requirements.

Ground the equipment: For Safety Class 1 equipment (equipment having a protective earth terminal), an uninterruptible safety earth ground must be provided from the mains power source to the product input wiring terminals or supplied power cable.

DO NOT operate the product in an explosive atmosphere or in the presence of flammable gases or fumes.

For continued protection against fire, replace the line fuse(s) only with fuse(s) of the same voltage and current rating and type. DO NOT use repaired fuses or short-circuited fuse holders.

Keep away from live circuits: Operating personnel must not remove equipment covers or shields. Procedures involving the removal of covers or shields are for use by service-trained personnel only. Under certain conditions, dangerous voltages may exist even with the equipment switched off. To avoid dangerous electrical shock, DO NOT perform procedures involving cover or shield removal unless you are qualified to do so.


DO NOT operate damaged equipment: Whenever it is possible that the safety protection features built into this product have been impaired, either through physical damage, excessive moisture, or any other reason, REMOVE POWER and do not use the product until safe operation can be verified by service-trained personnel. If necessary, return the product to VXI Technology for service and repair to ensure that safety features are maintained.

DO NOT service or adjust alone: Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

DO NOT substitute parts or modify equipment: Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification to the product. Return the product to VXI Technology for service and repair to ensure that safety features are maintained.



DECLARATION OF CONFORMITY





Manufacturer's Name: VXI Technology, .
Manufacturer's Address: 2031 Main Street

Irvine, CA 92614-6509

USA

Declares, that the product

Product Name: 2-Channel and 4-Channel Digitizers

Model Number: VT1563A/VT1564A

Product Options: This declaration covers all options of the above product(s).

Conforms with the following European Directives:

The product herewith complies with the requirements of the Low Voltage Directive 73/23/EEC and the EMC Directive 89/336/EEC (including 93/68/EEC) and carries the CE Marking accordingly

Conforms with the following product standards:

EMC	Standard	Limit
	IEC 61326-1:1997+A1:1998 / EN 61326-1:1997+A1:1998 CISPR 11:1990 / EN 55011:1991 IEC 61000-4-2:1995+A1:1998 / EN 61000-4-2:1995 IEC 61000-4-3:1995 / EN 61000-4-3:1995 IEC 61000-4-4:1995 / EN 61000-4-4:1995 IEC 61000-4-5:1995 / EN 61000-4-5:1995 IEC 61000-4-6:1996 / EN 61000-4-6:1996 IEC 61000-4-11:1994 / EN 61000-4-11:1994 CISPR 22:1997 / EN 55022:1998 CISPR 24	Group 1 Class A 4kV CD, 8kV AD 3 V/m, 80-1000 MHz 0.5kV signal lines, 1kV power lines 0.5 kV line-line, 1 kV line-ground 3V, 0.15-80 MHz I cycle, 100% Dips: 30% 10ms; 60% 100ms Interrupt > 95% @5000ms Class A

Canada: ICES-001:1998

Australia/New Zealand: AS/NZS 2064.1

The product was tested in a typical configuration with Agilent test systems.

Safety *IEC* 61010-1:1990+A1:1992+A2:1995 / EN 61010-1:1993+A2:1995

Canada: CSA C22.2 No. 1010.1:1992

UL 3111-1: 1994

IEC 60950: 1991+A1+A2+A3+A4 / EN 60950: 1992+A1+A2+A3+A4+A11

27 June 2007

Date

Steve Mauga

QA Manager

 $For further information, please contact your local VXI \ Technology \ sales \ of fice, \ agent \ or \ distributor.$

Issue Date: 27 June 2007

11

N	ဂ	te	C	•
/ W	u		-7	_

Chapter 1 **Configuring the Digitizer Modules**

Using This Chapter

This chapter provides guidelines to configure the VT1563A and VT1564A modules and to verify successful installation. Chapter contents are:

Digitizers Description	13
Warnings and Cautions	17
Configuring the Digitizers	19
User Cabling Connections	23
Initial Operation	30

Digitizers Description

The VT1563A (2-channel) and VT1564A (4-channel) Digitizers are 800 kSamples/s (14-bit resolution) digitizers capable of handling both continuous and transient voltages up to 256 V. You cannot upgrade a VT1563A 2-Channel Digitizer to a VT1564A 4-Channel Digitizer.

General Information

Both the VT1563A and VT1564A digitizers are register-based instruments that can be programmed at the register level (see Appendix C) or at a higher level using SCPI or VXIplug&play drivers.

The digitizers are ideal for measurements in electomechanical design characterization, particularily in environments with high levels of electrical noise and for characterizing electronic and mechanical transient waveforms.

The VT1563A 2-Channel Digitizer has a fixed 25 kHz input filter per channel that can be enabled. The VT1564A 4-Channel Digitizer has four selectable input filters per channel (1.5 kHz, 6 kHz, 25 kHz and 100 kHz) that can be enabled.

The VT1564A 4-Channel Digitizer has a calibration bus output (High, Low and Guard) and a programmable short. The VT1563A 2-Channel Digitizer does not have a calibration bus output. However, a programmable short is provided for each channel. An external calibration source must be provided for calibration.

Both digitizers use PC SIMM memory. Memory sizes that are supported are 4, 8, 16, 32, 64 and 128 Mbytes. The large memory can easily capture transients or act as FIFO to allow continuous digitizing while unloading data with block mode transfers.

All channels sample simultaneously. The sample can be from an internal clock derived from the internal time base or it can come from an external source. Triggering can be set up for several sources with programmable pre and post trigger reading counts. External time base, trigger and sample inputs are provided on the front panel "D" subminiature connector.

Continuous voltages in a test setup where the user has access to module connectors and test signal cable ends are restricted to 60 $V_{DC},\,30$ V_{AC} rms, or 42.4 Vac peak of a continuous, complex waveform. Continuous voltages in test setups where the module connectors and the test signal cables connected to them are made non-accessible are 256 $V_{DC},\,240$ V_{DC} floating, or 256 V_{AC} peak.

Transient voltages are permitted providing the maximum amount of charge transferred into a human body that contacts the voltage under normal conditions, does not exceed 45 μ Coulombs (45 μ A-s). Overload voltages (opens channel input relay) follow.

Range	Voltage Input Condition	V _{MAX}
62 mV to 4 V	High or Low to Guard	>20 V
16 V to 256 V	Low to Guard	>40 V

Front Panel Features

Figure 1-1 shows the front panel features for the VT1563A 2-Channel Digitizer. Figure 1-2 shows the front panel features for the VT1564A 4-Channel Digitizer.




Figure 1-1. VT1563A 2-Channel Digitizer Front Panel




Figure 1-2. VT1564A 2-Channel Digitizer Front Panel

Warnings and Cautions

WARNING

DANGEROUS VOLTAGES. The VT1563A and VT1564A Digitizers are capable of measuring voltages up to 256 V maximum. Voltage levels above the levels specified for accessible connectors or cable ends could cause bodily injury or death to an operator. Special precautions must be adhered to (discussed below) when applying voltages in excess of 60 V_{DC}, 30 V_{AC} rms or 42.4 V_{AC} peak for a continuous, complex waveform.

WARNING

MODULE CONNECTORS MUST NOT BE OPERATOR-ACCESSABLE. Module connectors and test signal cables connected to them must be made NON-accessible to an operator who has not been told to access them. It is a supervisor's responsibility to advise an operator that dangerous voltages exist when the operator is instructed to access connectors and cables carrying these voltages.

Making cables and connectors that carry hazardous voltages inaccessible is a protective measure keeping an operator from inadvertent or unknowing contact with these harmful voltages.

Cables and connectors are considered inaccessible if a tool (e.g., screwdriver, wrench, socket, etc.) or a key (equipment in a locked cabinet) is required to gain access to them. Additionally, the operator cannot have access to a conductive surface connected to any cable conductor (High, Low or Guard).

WARNING

ADEQUATE INSULATION IS REQUIRED. Assure the equipment under test has adequate insulation between the cable connections and any operator-accessible parts (doors, covers, panels, shields, cases, cabinets, etc.).

Verify there are multiple and sufficient protective means (rated for the voltages you are applying) to assure the operator will NOT come into contact with any energized conductor even if one of the protective means fails to work as intended.

For example, the inner side of a case, cabinet, door, cover or panel can be covered with an insulating material as well as routing the test cables to the module's front panel connectors through non-conductive, flexible conduit such as that used in electrical power distribution.

WARNING

TIGHTEN MOUNTING SCREWS. Tighten the faceplate mounting screws after installing the module in the mainframe to prevent electric shock in case of equipment or field wiring failure.

CAUTION OVERVOLTAGE PROTECTION. To prevent equipment damage, do not connect this equipment to mains or to any signal directly derived from mains. Short-term temporary overvoltages must be limited to 500 V or less.

> To prevent equipment damage in case of an overvoltage condition, do not connect this equipment to any voltage source which can deliver greater than 2 A at 500 V in the case of a fault. If such a fault condition is possible, insert a 2 A fuse in the input line.

CAUTION CLEANING THE MODULE. Clean the outside surfaces of this module with a cloth slightly dampened with water. Do not attempt to clean the interior of this module.

Configuring the Digitizers

This section gives guidelines to configure the digitizers, including:

- Adding RAM to the Module
- Setting the Logical Address Switch
- Setting the Interrupt Line
- Installing the Digitizer in a Mainframe

Adding RAM to the Module

You can increase the size of RAM on your Digitizer module by purchasing PC SIMM memory and installing it on the module after you remove the standard 4 Mbyte SIMM shipped with your digitizer. Both FPM (Fast Page Mode) and EDO (Extended Data Out) are supported.

Selecting a RAM

Although most commercially available PC SIMM RAM will work with the Digitizer, there are some that are physically too large and will make contact with the top shield when installed. A standard 72 SIMM specifies the length (L) or keying but does not specify the depth (D). Certain depths are too large and not compatible.

The VT1563A/VT1564A has about 17.6 mm of space from the bottom of the SIMM RAM inserted in the socket to the top module shield (see Figure 1-3). You must verify that the SIMM RAM you purchase for replacement on the module has a depth (D) that will clear the top module shield. You can use the 4 Mbyte SIMM RAM you remove as a guide, as well as the dimensions in Figure 1-3, when purchasing your upgrade RAM.




Figure 1-3. Adding RAM to the Module

RAM Installation **Procedure**

- 1 Disconnect any field wiring from the module and remove power from the mainframe before proceeding.
- 2 Remove the module from the mainframe and remove the top shield from the module.
- 3 Remove the 4 Mbyte SIMM from the PC board by first spreading the tabs at the ends of the SIMM connector. Store this SIMM in an anti-static bag and save this part.

NOTE It is important that you retain the 4 Mbyte SIMM you remove from the Digitizer. If you return your Digitizer to VXI Technology for repair or exchange, you must return it in the same configuration as it was shipped to you. You must remove the large memory SIMM and replace it with the standard 4 Mbyte SIMM shipped with the product.

- 4 Add your replacement SIMM to the module's RAM socket.
- 5 Reinstall the module's top shield.
- 6 Note the new memory configuration by checking the appropriate box on the module's top shield.
- 7 Set the "CALIBRATION CONSTANTS" switch and the "FLASH" switch to the "Write Enable" position.
- 8 Install the module in the mainframe and apply power.
- 9 Set the new RAM memory size by sending DIAGnostic:MEMory:SIZE < size>.
- 10 Query the memory size to verify the setting by sending DIAGnostic:MEMory:SIZE?
- 11 Remove mainframe power, remove the module and set the "CALIBRATION CONSTANTS" and "FLASH" switches back to the "Read Only" position.
- 12 Reinstall the module in the mainframe.

WARNING

TIGHTEN THE FACEPLATE SCREWS. Tighten the faceplate mounting screws to prevent electric shock in case of equipment or field wiring failure.

Setting the Logical **Address Switch**

The VT1563A and VT1564A Digitizers are shipped from the factory with logical address 40. Valid logical address are from 1 to 254 for static configuration (the address you set on the switch) and address 255 for dynamic configuration. The VT1563A and VT1564A do not support dynamic configuration of the address.

If you install more than one digitizer, each module must have a different logical address. If you use a VXIbus command module, the logical address must be a multiple of eight (e.g., 32, 40, 48, 56, etc.). Each instrument must have a unique secondary address which is the logical address divided by eight. See Figure 1-4 for guidelines to set the Logical Address Switch.

NOTE When using an Agilent E1406A as the VXIbus resource manager with SCPI commands, the digitizer's address switch value must be a multiple of 8.





Figure 1-4. Setting the Logical Address Switch

Setting the Interrupt Line

The VT1563A and VT1564A Digitizers are VXIbus interrupters. You can specify which interrupt line (1 through 7) the interrupt is transmitted. The interrupt line is specified using DIAGnostic:INTerrupt:LINE. You can query the active interrupt line using DIAGnostic:INTerrupt:LINE?. The default is no interrupt line enabled at power-up. You specify "0" if you do not want an interrupt. Resetting the module does change the interrupt line setting and you must reset your interrupt setting.

Installing the Digitizer in a Mainframe

The VT1563A or VT1564A Digitizer can be installed in any slot (except slot 0) in a C-size VXIbus mainframe. See Figure 1-5 for the procedure to install the Digitizer in a mainframe.






Figure 1-5. Installing the Digitizer in a Mainframe

User Cabling Considerations

This section gives guidelines to select and configure user-supplied cables for connection to the Input Terminals and to the External Trigger Input/Calibration Bus Output Terminals.

Input Terminal Port Connector Cables

VT1563A Digitizer. The VT1563A Digitizer front panel includes two Switchcraft® EN3™ Mini Weathertight Connectors (female) (CH-1 and CH-2). See Figure 1-1. Mating Switchcraft® Cord Connectors (male) are supplied with the module. However, the user must provide the cable and assemble the connector to the cable end. Recommended shielded, twisted-pair cable in the following table have an outside dimension compatible with the cord connector.

Wire gauge	Belden® cable P/N	Alpha® cable P/N
20 AWG (7x28)	8762	None
22 AWG (7x30)	9462	5481C
24 AWG (7x32)	8641	5491C

VT1564A Digitizer. The VT1564A Digitizer front panel contains four Switchcraft® EN3™ Mini Weathertight Connectors (female) (CH-1 through CH-4). See Figure 1-2. Mating Switchcraft® Cord Connectors (male) are supplied with the module. However, the user must provide the cable and assemble the connector to the cable end. Recommended shielded, twisted-pair cable in the following table have an outside dimension compatible with the cord connector.

Wire gauge	Belden® cable P/N	Alpha® cable P/N
20 AWG (7x28)	8762	None
22 AWG (7x30)	9462	5481C
24 AWG (7x32)	8641	5491C

Trigger Input Port Cables

The user must supply a standard cable to the External Trigger Input port (VT1563A) or to the External Trigger Input/Calibration Bus Output port (VT1564A).

VT1563A Digitizer. The VT1563A front panel contains a 9-pin D-subminiature connector with the pin-outs and associated SCPI commands shown in Figure 1-6 (do not make any connections to the top two pins).




Figure 1-6. VT1563A External Trigger Input Port

VT1564A Digitizer. The VT1564A front panel contains a 9-pin D-subminiature connector with the pin-outs and associated SCPI commands shown in Figure 1-7.




Figure 1-7. VT1564A External Trigger Input/Calibration Bus Output Port

3-Wire and 2-Wire Input Cabling Considerations

The VT1563A and VT1564A Digitizers provide a three-terminal input system (High, Low and Guard) in which an unavoidable and undesirable current is injected from chassis ground to the Guard terminal. Dependent on whether you measure on a low-voltage range or a high-voltage range, the way you connect the Guard terminal may or may not introduce a measurement error due to this current. This section describes some considerations you can take to use the Guard terminal properly to minimize measurement error.

Digitizer Input Model

Figure 1-8 shows the input model for the digitizer. Maximum voltage between Low and Guard is 5 V. Exceeding this limitation will not damage your digitizer but will generate invalid data for any measurement taken. In general, 3-Wire cabling is recommended, but 2-Wire cabling is supported for some switching applications.




Figure 1-8. Digitizer Input Model

Three-Wire Connections

This section shows two examples of connecting the input using a three-wire connection. Both example connections can be made using shielded, twisted-pair connectors.

For the first example, Figure 1-9 shows one way to make connections for a bridge measurement where the L-to-G voltage is ≤ 5 V and the L-to-G voltage exceeds 5 V. A "Wagner ground" is used to satisfy the L-to-G restriction of ≤ 5 V and to make a Guard connection point that minimizes measurement error due to the digitizer's injected current. A capacitor is added to the Wagner ground to provide a signal path to ground to minimize common mode voltages.

For the second example, Figure 1-10 shows one way to measure the voltage across a small current sensing resistor where the input to the digitizer is switched through a multiplexer switch module.




Figure 1-9. Example: Three-Wire Connections (Bridge)




Figure 1-10. Example: Three-Wire Connections (Voltage Measurements)

Two-Wire Connections

When Low and Guard are connected together at the digitizer's input on a low-voltage range (4 V and below), the injected current is directed to flow through the source impedance (in a floating source) and the resultant voltage drop will introduce a measurement error.

The resultant voltage drop through the source impedance can be a significant error on low-voltage ranges where the voltage of interest is small. It is not as significant an error on high-voltage ranges because the error introduced is not a significant part of a larger voltage and the percent of error is less significant.

Measurement error can increase significantly when you connect Low to Guard at the digitizer's input AND use switches to switch input signals to the digitizer. Some switches have input protection resistors (usually 100 Ω) in series with the switch. The digitizer's injected current now generates a voltage drop across this resistor in addition to the voltage drop generated across the source impedance. Even with a grounded source, an error voltage is generated across the switches current limiting resistor.

Two examples of two-wire connections follow. For the first example, Figure 1-11 shows a typical connection using coaxial cable. For the second example, Figure 1-12 shows connections for a differential source.




Figure 1-11. Example: Two-Wire Connections (Coaxial Cable)





Figure 1-12. Example: Two-Wire Connections (Differential Source)


Cable Connector **Assembly**

This section gives guidelines to connect user-supplied cables to the cable connector supplied with the VT1563A and VT1564A Digitizers. See "Terminal Port Connector Cables" for recommended user-supplied cables.


Step 1 Strip cable as shown and feed the end of the cable through the boot, cable clamp housing, and coupling ring in the order and position shown. The coupling ring can also be inserted onto the cable connector from the front.



Step 2 Orient the HI, LO and Guard conductors with the corresponding pins.




CAUTION AVOID EXCESSIVE HEAT. Excessive heat on the connector terminals can cause damage to the connector.



Step 4 Assemble the connector.

- A. Align coupling ring's tabs with cable connector's side notches and push the coupling ring onto the cable connector.
- B. Push the cable clamp housing forward until it locks into the connector body and snap the two clamps into their compartments to secure the cable.
- C. Push the boot all the way forward to seat tightly onto the cable clamp housing.



Step 5 Mate the cable connector to the User Input Terminal Port.

- 1 Hold the cable connector by the rubber boot and align the notched key slot with the key on the left side of the instrument's front panel connector. Insert the cable connector just enough to encounter insertion resistance and stay in place.
- 2 Grasp the coupling ring and slowly rotate it clockwise, while you gently push the connector toward the panel mount, until the notches on the coupling ring drop into the front panel connector detents.
- 3 Continue rotating until you feel the coupling ring ride over the locking "bump" which secures the connector to the instrument's front panel connector.

Initial Operation

To program the VT1563A or VT1564A Digitizer using Standard Commands for Programmable Instruments (SCPI), you must select the interface address and SCPI commands to be used. Information about using SCPI commands is presented in *Chapter 3*.

Programming a digitizer using SCPI requires that you select the controller language (C, C++, BASIC, Visual Basic, etc.), interface address and SCPI commands to be used.

NOTE

This discussion applies only to Standard Commands for Programmable Instruments (SCPI) programming. The example program listed is written using Virtual Instrument Software Architecture (VISA) function calls. VISA allows you to execute on VXIplug&play system frameworks that have the VISA I/O layer installed (visa.h "include" file).

NOTE

The VT1563A or VT1564A Digitizer may have experienced temperature extremes during shipment that can affect its calibration. It is recommened you perform a zero offset calibration upon receipt using CAL:ZERO <channel>:ALL? for each channel to meet the accuracy specifications in Appendix A. See Appendix E for the zero adjustment procedure.

Example: Initial Operation

This C program verifies communication between the controller, mainframe and digitizer. It resets the module (*RST), queries the identity of the module (*IDN?) and queries the module for system errors.

```
#include <stdio.h>
#include <visa.h>

/*** FUNCTION PROTOTYPE ***/
void err_handler (ViSession vi, ViStatus x);

void main(void)
{
    char buf[512] = {0};

    #if defined(_BORLANDC_) && !defined(_WIN32_)
    _InitEasyWin();
    #endif

    ViStatus err;
    ViSession defaultRM;
    ViSession digitizer;

/* Open resource manager and digitizer sessions */
    viOpenDefaultRM (&defaultRM);
    viOpen(defaultRM, "GPIB-VXIO::9::40",VI_NULL,VI_NULL, &digitizer);
```

```
/* Set the timeout value to 10 seconds. */
   viSetAttribute (digitizer, VI_ATTR_TMO_VALUE, 10000);
/* Reset the module. */
   err = viPrintf(digitizer, "*RST\n");
      if (err<VI_SUCCESS) err_handler (digitizer, err);</pre>
/* Query for the module's identification string. */
   err = viPrintf(digitizer, "*IDN?\n");
      if (err<VI_SUCCESS) err_handler (digitizer, err);
   err = viScanf(digitizer, "%t", buf);
      if (err<VI_SUCCESS) err_handler (digitizer, err);</pre>
   printf ("Module ID = %s\n\n", buf);
/* Check the module for system errors. */
   err = viPrintf(digitizer, "*SYST:ERR?\n");
      if (err<VI_SUCCESS) err_handler (digitizer, err);
   err = viScanf(digitizer, "%t", buf);
      if (err<VI_SUCCESS) err_handler (digitizer, err);
   printf ("System error response = %s\n\n", buf);
   viClose (digitizer); /* close the digitizer session */
} /* end of main */
/*** Error handling function ***/
void err_handler (ViSession digitizer, ViStatus err)
   char buf[1024] = \{0\};
   viStatusDesc (digitizer, err, buf); /* retrieve error description */
   printf ("ERROR = %s\n", buf);
   return;
}
```

Notes:			

Chapter 2 Using the Digitizers

Using this Chapter

This chapter gives guidelines to use the VT1563A and VT1564A Digitizers, including:

•	Digitizers Operation	33
•	Triggering the Digitizers	37
•	Digitizers Application Examples	42

Digitizers Operation

This section shows block diagram operation for the VT1563A and VT1564A Digitizers, including digitizer block diagrams, power-on/reset states, and input overload conditions.

Digitizer Block Diagram

Figure 2-1 shows a block diagram of the VT1564A 4-Channel Digitizer. The VT1563A 2-Channel Digitizer has the same internal structure without Channels 3 and 4. TRIG:LEVel <*channel>* signals drive the internal trigger inputs, LEVel1 drives INT1, LEVel2 drives INT2, etc.




Figure 2-1. Digitizer Block Diagram

Channel Block Diagram

Figure 2-2 is a block diagram of an individual channel and the interconnections between channels. The sample signal goes to all channels. The commands beneath the diagram show the SCPI commands used to program each section of a channel. In this case, all the commands are written for Channel 4. See *Chapter 3* for a full description of the commands illustrated here.




Figure 2-2. Digitizer Channel Block Diagram

34 Using the Digitizers Chapter 2

Pre-Trigger/ Post-Trigger Block Diagram

Figure 2-3 illustrates relationship of pre-trigger readings and post-trigger readings with the trigger event. See *Chapter 3* for a full description of the commands illustrated here.




Figure 2-3. Pre-Trigger/Post-Trigger Block Diagram

Power-on/Reset States

INPut1:STATe

INPut2:STATe

INPut3:STATe

INPut4:STATe

OUTPut:TTLT0-7:SOURce

Table 2-1 describes all power-on and reset states for the digitizer. The reset state after executing *RST is the same as the power-on state.

SAMPle:PRETrigger:COUNt

SAMPle:SLOPe

SAMPle:SOURce

SAMPle:TIMer

TRIGger:LEVel1

0 (no pretrigger samples)

TIMer (internal time base)

-256 V (Channel 1 level)

POSitive

1.3 µsec

Power-on/Reset State Power-on/Reset State **Parameter Parameter** DIAG:INTerrupt:LINE interrupt line #1 VOLT4:RANGe 256 V (Channel 4 range) FORMat:DATA **ASCii** VOLT1:RESolution 7.8125 mV (Channel 1 res) INPut1:FILTer:FREQ 0 (no filter on Channel 1) VOLT2:RESolution 7.8125 mV (Channel 2 res) INPut2:FILTer:FREQ 0 (no filter on Channel 2) 7.8125 mV (Channel 3 res) VOLT3:RESolution INPut3:FILTer:FREQ 0 (no filter on Channel 3) VOLT4:RESolution 7.8125 mV (Channel 4 res) INPut4:FILT:FREQ 0 (no filter on Channel 4) SAMPle:COUNt 1 (one sample)

ON (Channel 1 input state)

ON (Channel 2 input state)

ON (Channel 3 input state)

ON (Channel 4 input state)

TRIGger (all TTLTrigger

lines)

Table 2-1. Power-on and Reset States.

Chapter 2 Using the Digitizers 35

Table 2-1. Power-on and Reset States.

Parameter	Power-on/Reset State	Parameter	Power-on/Reset State
OUTPut:TTLT0-7:STATe	OFF (all TTLTrigger lines)	TRIGger:LEVel2	-256 V (Channel 2 level)
ROSCillator:SOURce	INTernal	TRIGger:LEVel3	-256 V (Channel 3 level)
SWEep:POINts	1 (one sample)	TRIGger:LEVel4	-256 V (Channel 4 level)
SWEep:OFFSet:POINts	0 (no pretrigger samples)	TRIGger:SOURce1	IMMediate (source 1 not Ch 1)
VOLT1:RANGe	256 V (Channel 1 range)	TRIGger:SOURce2	HOLD (source 2 not Ch 2)
VOLT2:RANGe	256 V (Channel 2 range)	TRIGger:SLOPe1	POSitive (slope 1 not Ch 1)
VOLT3:RANGe	256 V (Channel 3 range)	TRIGger:SLOPe2	POSitive (slope 2 not Ch 2)

Input Overload Condition

Overload voltages may occur which will open the channel input relay disconnecting the input signal from the channel. Overload voltage by range is shown in the following table.

Range	Voltage Input Condition	Vmax
62 mV to 4 V	High or Low to Guard	>20 V
16 V to 256 V	Low to Guard	>40 V

The overload is reported both when the readings are retrieved and when the next measurement is initiated. If an overload occurred, an error message is returned when data is retrieved informing you that the data is questionable (Overload detected - data questionable). An error message is also returned when you initiate the next measurement (Overload detected - attempting re-connect of input relays).

NOTE

Relays open at approxiately 260 V. If this happens, you must reprogram the input range to close by executing INP <channel> ON.

36 Using the Digitizers Chapter 2

Triggering the Digitizers

This section describes digitizer triggering, including:

- Trigger Sources
- Using Internal Triggering
- Using External Triggering
- Master/Slave Operation

Trigger Sources

Triggering digitizer readings across all input channels is accomplished with one or both of the two trigger sources (TRIGger:SOURce1 and TRIGger:SOURce2). The trigger event can be different for each source. For example, SOURce1 can be EXT and SOURce2 can be TTLT0. Use TRIG:SOURce<n> to set the trigger source event options which can be OFF | BUS | EXT | HOLD | IMMEDIATE | INTernal1-4 | TTLT0-7.

You must execute TRIG:SOURce<*n*> two times to set both trigger sources (TRIG:SOUR1 and TRIG:SOUR2). At power-up and after resetting the module with *RST, TRIG:SOUR1 defaults to IMM and TRIG:SOUR2 defaults to HOLD. The number of readings set by SAMPle:COUNt are taken after the trigger event occurs.

NOTE Do not confuse TRIG:SOUR1 as being associated with only Channel 1 (as well as TRIG:SOUR2 with only Channel 2). Both sources are common to ALL channels and the "1" and "2" are not channel designators but "source" designators.

Using Internal Triggering

Using SCPI or VXIplug&play, you can trigger internally from a voltage level from any channel. The trigger level is set using TRIG:LEVel<channel> < voltage > for the channel you want to generate the trigger event. You then set the trigger source to trigger internally from that channel using TRIG:SOURce<n> INT<channel>. For example, to trigger from a 11.5 V level on Channel 2, send VOLT2:RANG 16; TRIG:LEV2 11.5; TRIG:SOUR INT2. Figure 2-1 shows the relationship of the trigger level to the internal trigger source.

Each channel has a level compare circuit that compares the input signal to the value set by the TRIG:LEVel<channel> command. This level initiates a trigger when the input signal equals or exceeds the value set by TRIG:LEVel This means the trigger can occur at a value other than the value set by the TRIG:LEVel command.

For example, assume a trigger level of 0 V on a ramp from -1 V to +1 V. The first samples may be negative values close to zero. These values will not cause a trigger because they do not equal or exceed the trigger level value yet. The next sample may be a positive value greater than the trigger level. The trigger compare circuit (see Figure 2-4) detects this level is equal to or greater than the trigger level value set and a trigger is generated. It was not, however, generated at the exact trigger level value set by the TRIG:LEVel command.

Using the Digitizers 37 Chapter 2




Figure 2-4. Trigger Level Compare Circuit Operation

Using External Triggering

You can provide an external trigger common to all channels. The external trigger connection is on the digitizer's External Trigger Input D-subminiature connector "Trig" pin. You set this input as the trigger source for all channels using TRIGger:SOURce<*n*> EXT. Use TRIGger:SLOPe<*n*> POSitive | NEGative to set which signal edge will trigger.

Master-Slave Operation

The VT1563A and VT1564A Digitizers can be configured in a master-slave configuration. This configuration allows a master module and one or more slave modules to have their measurements synchronized. Synchronization occurs when all channels trigger from the same trigger event and all channels sample from one sample signal.

Master-Slave Synchronization

The sample synchronization signal is always generated by the master. The TTL trigger event can be generated by either the master module or any of the slave modules. This allows a slave module (as well as the master module) to use one of the four internal trigger sources or their external trigger source to trigger a measurement.

Both the trigger signal and the sample signal are placed on the VXI backplane TTL trigger (TTLT) lines where the master module and all slave modules receive the signals simultaneously. TTL trigger lines are used in pairs between the master and slave(s) where one TTL trigger line carries the sample signal and the other carries the trigger signal. The next section describes how these TTL trigger lines are paired.

TRIGger:MODE is used to configure Digitizers for master-slave operation. The mode can be NORMal, MASTer or SLAVe. The default setting for trigger mode is TRIGger:MODE NORMal which configures the module as an individual instrument.

38 Using the Digitizers Chapter 2

TRIGger:MODE MASTer<n> configures a module as a master. The eight TTL trigger lines (TTLT0-TTLT7) on the VXI backplane allow four different pairings as shown in Table 2-2 (MASTer0 - SLAVe0, MASTer2 - SLAVe2, MASTer4 - SLAVe4 and MASTer6 - SLAVe6).

NOTE

You must select an unused set of TTL trigger lines for the master-slave coupling when determining which master mode to set. Do not use a TTLT line already used by SAMPle:SOURce or TRIGger:SOURce.

TRIGger:MODE SLAVe0 configures a module as a slave to a MASTer0 module. MASTer0 and SLAVe0 modules share TTL trigger lines TTLT0 and TTLT1. TTLT0 carries the sample signal and TTLT1 carries the trigger signal. Table 2-2 shows all pairs of TTL trigger lines for each master-slave mode.

Table 2-2. Trigger Sourc	es for Master-Sla	ve Modes.
--------------------------	-------------------	-----------

		MASTer-SLAVe Trigger Sources	
MASTer MODE	SLAVe MODE	TRIG:SOUR1	TRIG:SOUR2
MASTer0	SLAVe0	TTLT1	Any source except TTLT0 & TTLT1
MASTer2	SLAVe2	TTLT3	Any source except TTLT2 & TTLT3
MASTer4	SLAVe4	TTLT5	Any source except TTLT4 & TTLT5
MASTer6	SLAVe6	TTLT7	Any source except TTLT6 & TTLT7

Example: Master Module Configuration

Figure 2-5 illustrates a module configured as a master module. TRIG:MODE MASTer0 pairs TTLT0 (sample) with TTLT1 (trigger). The MASTer0 module will function with all SLAVe0 modules.




Figure 2-5. Example: Master Module Configuration

The trigger source from the master can be set with TRIG:SOURce1,2 IMM | INT1-4 | EXT | TTLT<*n*>.

MODE	MASTer Sample Signal
MASTer0	TTLT2-7 INT1-4 EXT
MASTer2	TTLT0,1,4-7 INT1-4 EXT
MASTer4	TTLT0-3,6-7 INT1-4 EXT
MASTer6	TTLT0-5 INT1-4 EXT

TRIG:MODE MASTer0 drives the TTL lines as if OUTPut:TTLT0: SOURceSAMPle and OUTPut:TTLT1:SOURce TRIGger had been set. The master module generates the sample signal from which all modules (master and slaves) initiate a measurement.

MASTer0 sets the TTLT1 line as if it were TRIG:SOUR1 TTLT1. However, the query TRIG:SOUR? will not return this setting. This line is dedicated for synchronization between the two modules in the master-slave mode. You should not use this line for any other purpose with the OUTPut, SAMPle or TRIGger commands.

Example: Slave Module Configuration

Figure 2-6 illustrates a module configured as a slave module. TRIG:MODE SLAVe0 pairs TTLT0 (sample) with TTLT1 (trigger). A SLAVe0 module will function with other SLAVe0 modules and with the MASTer0 module.




Figure 2-6. Slave Module Configuration

40 Using the Digitizers Chapter 2

The trigger source from the slave can be set with TRIG:SOURce2 IMM | INT1-4 | EXT | TTLT<*n*>.

MODE	SLAVe Sample Signal	
SLAVe0	TTLT0	
SLAVe2	TTLT2	
SLAVe4	TTLT4	
SLAVe6	TTLT6	

SLAVe0 sets the TTLT0 line as if it were SAMP:SOUR TTLT0 and sets the TTLT1 line as if it were TRIG:SOUR1 TTLT1. However, SAMP:SOUR? or TRIG:SOUR? will not return these settings. These lines are dedicated for synchronization between the modules in the master-slave mode. You should not use these lines for any other purpose with the OUTPut, SAMPle or TRIGger commands.

Digitizers Application Examples

This section contains example programs that demonstrate some VT1563A or VT1564A Digitizer applications. The examples list only the SCPI commands required to perform the application. You can use these examples to help you develop programs for your specific application

Introduction

Example programs are provided on the VXI*plug&play* media that have been compiled and tested using Microsoft® Visual C++[™] Version 1.51 for the C programs. All C language example programs are written for the 82341 GPIB Interface Card using the Agilent VISA I/O Library.

Programming Requirements

All projects written in C programming language require the following Microsoft® Visual C++™ Version 1.51 settings to work properly:

- Project Type: QuickWin application (.EXE)
- Project Files: <source code file name>.C
 [drive:]\VXIPNP\WIN\LIB\MSC\VISA.LIB (Microsoft® compiler)
 [drive:]\VXIPNP\WIN\LIB\BC\VISA.LIB (Borland® compiler)
- Memory Model: Options | Project | Compiler | Memory Model ⇒
 Large
- Directory Paths: Options | Directories
 Include File Paths: [drive:]\VXIPNP\WIN\INCLUDE
 Library File Paths: [drive:]\VXIPNP\WIN\LIB\MSC (Microsoft®)
 [drive:]\VXIPNP\WIN\LIB\BC (Borland®)
- Example programs: On the VXIplug&play Drivers and User's Manuals CD.

NOTE

You can find instructions to compile C language programs for a PC in the Agilent VISA User's Guide. See the section "Compiling and Linking a VISA Program".

Hardware Used

PC running Windows with an 82341 GPIB interface. The VXI modules are installed in a VXI C-Size mainframe. An Agilent/HP E1406A Command Module is the resource manager and is connected to the PC via an 82341 GPIB card.

42 Using the Digitizers Chapter 2

Making Digitizer **Measurements**

This section provides three examples that show ways to make digitizer measurements and to retrieve data. The three programs are:

 Example: Sampling Using Immediate Triggering Example: Triggering Using Internal Level Trigger Example: Triggering Using External Triggering

Example: Sampling Using Immediate Triggering

This example uses an IMMediate trigger to begin the sampling measurements on two channels and to retrieve the interleaved readings from FIFO memory. Resetting the digitizer sets the data format to ASCII, sample source to timer and trigger source to immediate.

*CLS	!Clear the status system
*RST	!Reset the digitizer
VOLT1:RANG 4	!Set Ch 1 to 4 V range
VOLT2:RANG 4	!Set Ch 2 to 4 V range
SAMP:COUN 20	!Set sample count to 20 (common to all channels)
SAMP:PRET:COUN 10	!Set pre-trigger count to 10 (common to all channels)
INIT	!Initiate measurements

DATA? 20,(@1,2) !Read 20 readings from Chs 1 & 2 Enter statement !Enter readings into the computer

Example: Triggering Using Internal Level Trigger

This example use the internal level trigger to trigger from an input ramp signal as it crosses zero. The example takes pre-trigger readings and post trigger readings.

Resetting the module sets the data format to ASCii, sample source to TIMer and trigger source to IMMediate. The sample interval and the trigger source are changed from the reset setting.

Resetting the module also sets the trigger level to 0 V and the trigger slope to positive. Trigger level and slope commands are resent to reiterate the level and slope of the trigger. In this case, these commands are redundant.

*CLS	!Clear the status system
*RST	!Reset the digitizer
VOLT1:RANG 4	!Set Ch 1 to 4 V range
SAMP:COUN 7	!Set sample count to 7 (common to all channels)
SAMP:PRET:COUN 3	!Set pre-trigger count to 3 (common to all channels)
SAMP:TIM 50e-6	!Set sample interval to 50 µsec
TRIG:SOUR INT1	!Set trigger source to a level on Channel 1
TRIG:LEV1 0	!Set the trigger level to 0 V
TRIG:SLOP POS	!Set trigger slope to positive
INIT	!Initiate measurements
DATA? 7,(@1)	!Read 7 readings from Ch 1
Enter statement	!Enter readings into the computer

Chapter 2 Using the Digitizers 43

Example: Triggering Using External Triggering

This example use an external trigger input at the External Trigger Input (D-connector) "Trig" input to trigger readings.

Resetting the module sets the data format to ASCii, sample source to TIMer and trigger source to IMMediate. The sample interval and the trigger source are changed from the reset setting.

Resetting the module also sets the trigger level to 0 V and the trigger slope to positive. Trigger level and slope commands are resent to reiterate the level and slope of the trigger. In this case, the slope command is redundant.

*CLS !Clear the status system

*RST !Reset the digitizer

VOLT1:RANG 4 !Set Ch 1 to 4 V range

SAMP:COUN 7 !Set sample count to 7 (common to all channels)

SAMP:PRET:COUN 3 !Set pre-trigger count to 3 (common to all channels)

SAMP:TIM 100e-6

!Set sample interval to 100 µsec

TRIG:SOUR EXT

!Set trigger source to EXTernal

(requires an external input to the

(requires an external input to the "Trig" pin on the External Trigger

Input port)

TRIG:LEV1 0.5

!Set the trigger level to 0.5 V

TRIG:SLOP POS

!Set trigger slope to positive

!Initiate measurements

DATA? 7,(@1) !Read 7 readings from Ch 1

Enter statement !Enter readings into the computer

44 Using the Digitizers Chapter 2

Chapter 3 **Digitizers Command Reference**

Using This Chapter

This chapter describes the Standard Commands for Programmable Instruments (SCPI) and IEEE 488.2 Common (*) commands applicable to the VT1563A and VT1564A Digitizers. This chapter contains the following sections:

•	Command Types	.45
•	SCPI Command Reference	.47
•	IEEE 488.2 Common Commands Reference	109
•	SCPI Commands Quick Reference	115

Command Types

Commands are separated into two types: IEEE 488.2 Common Commands and SCPI Commands.

Common Commands Format

The IEEE 488.2 standard defines the Common commands that perform functions like reset, self-test, status byte query, etc. Common commands are four or five characters in length, always begin with the asterisk character (*), and may include one or more parameters. The command keyword is separated from the first parameter by a space character. Some examples of common commands are: *RST *ESR 32 *STB?

SCPI Command Format

The SCPI commands perform functions such as making measurements. querying instrument states, or retrieving data. The SCPI commands are grouped into command "subsystem structures". A command subsystem structure is a hierarchical structure that usually consists of a top level (or root) command, one or more low-level commands, and their parameters. The following example shows the root command CALibration and its lower-level subsystem commands:

CALCulate

- :LIMit:FAIL?
- :LIMit:LOWer[:STATe] ON | 1 | OFF | 0
- :LIMit:LOWer[:STATe]?
- :LIMit:LOWer:DATA < value>
- :LIMit:LOWer:DATA?
- :LIMit:UPPer[:STATe] ON | 1 | OFF | 0
- :LIMit:UPPer[:STATe]?
- :LIMit:UPPer:DATA < value>
- :LIMit:UPPer:DATA?

CALCulate is the root command, LIMit is a second level command, FAIL?, LOWer and UPPer are third level commands and DATA, DATA?, STATe and STATe? are fourth level commands.

Command Separator

A colon (:) always separates one command from the next lower level command, such as CALCulate:LIMit:FAIL? Colons separate the root command from the second level command (CALCulate:LIMit) and the second level from the third level (LIMit:FAIL?).

Abbreviated Commands

The command syntax shows most commands as a mixture of upper and lower case letters. The upper case letters indicate the abbreviated spelling for the command. For shorter program lines, send the abbreviated form. For better program readability, you may send the entire command. The instrument will accept either the abbreviated form or the entire command.

For example, if the command syntax shows CALCulate, then CALC and CALCULATE are both acceptable forms. Other forms of CALCulate, such as CALCU or CALCUL will generate an error. Additionally, SCPI commands are case insensitive. Therefore, you may use upper or lower case letters and commands of the form CALCULATE, calculate, and CaLcUIAtE are all acceptable.

Implied Commands

Implied commands are those which appear in square brackets ([]) in the command syntax. (Note that the brackets are not part of the command; do not send them to the instrument.) Suppose you send a second level command but do not send the preceding implied command. In this case, the instrument assumes you intend to use the implied command and it responds as if you had sent it. Examine the partial SENSe subsystem shown below:

[SENSe:]

VOLTage[:DC]:RANGe < range > |MIN|MAX VOLTage[:DC]:RANGe? [MIN|MAX]

The root command SENSe is an implied command and so is the third level command DC. For example, to set the digitizer's DC voltage range to MAX, you can send one of the following three command statements:

SENS:VOLT:DC:RANG MAX VOLT:DC:RANG MAX VOLT:RANG MAX

Parameters

ParameterTypes. The following table contains explanations and examples of parameter types you might see later in this chapter.

Туре	Explanations and Examples
Boolean	Represents a single binary condition that is either true or false. (ON, OFF, 1.0). Any non-zero value is considered true.

Discrete	Selects from a finite number of values. These parameters use mnemonics to represent each valid setting. An example is the TRIGger:SOURce < source > command where < source > can be BUS, EXTernal, HOLD, IMMediate, or TTLTrgn.
Numeric	Commonly used decimal representations of numbers including optional signs, decimal points, and scientific notation. Examples are 123, 123E2, -123, -1.23E2, .123, 1.23E-2, 1.23000E-01. Special cases include MINimum, MAXimum, DEFault and INFinity.
Optional	Parameters shown within square brackets ([]) are optional parameters. (The brackets are not part of the command and are not sent to the instrument.) If you do not specify a value for an optional parameter, the instrument chooses a default value.
	For example, consider the TRIGger:LEVel <chan>? [MIN MAX] command. If you send the command without specifying a MINimum or MAXimum parameter, the present TRIGger:LEVel value is returned for the specified channel. If you send the MIN parameter, the command returns the minimum trigger level allowable. If you send the MAX parameter, the command returns the maximum trigger level allowable. Be sure to place a space between the command and the parameter.</chan>

Linking Commands

Linking IEEE 488.2 Common Commands with SCPI Commands.

Use only a semicolon between the commands, such as *RST;OUTP: TTLT4 ON *or* SAMP:COUNt 25;*WAI.

Linking Multiple SCPI Commands From the Same Subsystem. Use only a semicolon between commands within the same subsystem. For example, to set trigger level, trigger slope and the trigger source which are all set using the TRIGger subsystem, send the SCPI string TRIG:LEVel 1.5; SLOPe NEG; SOURce EXT.

Linking Multiple SCPI Commands of Different Subsystems. Use both a semicolon and a colon between commands of different subsystems. For example, a SAMPle and OUTPut command can be sent in the same SCPI string linked with a semicolon and colon (;:) as SAMP:COUNt 10;: OUTP:TTLT4 ON

SCPI Command Reference

This section describes the Standard Commands for Programmable Instruments (SCPI) commands for the VT1563A and VT1564A Digitizers. Commands are listed alphabetically by subsystem and within each subsystem.

ABORt

This command aborts a measurement in progress or stops a measurement being made continuously. The command is ignored without error if a measurement is not in progress. This command also aborts a calibration in progress and will set the CAL:STATe to OFF.

Subsystem Syntax /

ABORt

Comments

Determining Readings Taken Before ABORt: Use DATA:COUNt? to determine how many readings were taken before ABORt was received.

ABORt Settings: ABORt does not affect any instrument settings and is executable when initiated. ABORt is not a coupled command

Reset (*RST) Condition: None

CALCulate

The CALCulate subsystem enables the limit checking of measured data.

Subsystem Syntax

CALCulate[<channel>]

:LIMit:FAIL?

:LIMit:LOWer:DATA < value> | MIN | MAX

:LIMit:LOWer:DATA? [MIN | MAX]

:LIMit:LOWer[:STATe] ON | 1 | OFF | 0

:LIMit:LOWer[:STATe]?

:LIMit:UPPer[:STATe] ON | 1 | OFF | 0 :LIMit:UPPer[:STATe]? [MIN | MAX]

:LIMit:UPPer:DATA < value> | MIN | MAX

:LIMit:UPPer:DATA? [MIN | MAX]

Comments

Only One Limit Can Be Enabled At A Time: Either LOWer or UPPer can be enabled but not LOWer and UPPer. If you enable the LOWer limit and later enable the UPPer limit, the LOWer limit is disabled.

Using LIMit:FAIL?: The :LIMit:FAIL? command reports the limit was exceeded. You must know the limit enabled (LOWer or UPPer) to know which limit was exceeded.

Upper and Lower Limit Failures: Lower and upper limit failures can be monitored by unmasking bits 9 and 10 in the Questionable Data Register of the status system using the STATus command.

CALCulate:LIMit:FAIL?

CALCulate[<channel>]:LIMit:FAIL? queries the present status of the limit checking on the specified channel. The returned value of "0" indicates the limit was not exceeded (test passed). The returned value of "1" indicates the limit was exceeded (test failed).

NOTE

Limit detection is reset with each new measurement. Therefore, this command does not give a cumulative record of limit failures - only that the last measurement either passed or failed.

CALCulate[<channel>]:LIMit:LOWer:DATA <value> | MIN | MAX sets the lower limit value you want to test against. CALC<channel>:LIMit:FAIL? will return a "1" following the measurement (and prior to the next measurement) if the input signal fell below the specified lower limit value and if LIM:LOW:STATe is ON. A "0" is returned if the limit was not exceeded.

Parameters

Name	Туре	Range of Values	Default Value
value	numeric	-254 to +252	volts

Comments

Allowable Maximum Values: Allowable maximum values for the lower limit by range and the associated resolution follow.

Range	Maximum Value	Resolution
0.0625	±0.061523438	0.000488281
0.250	±0.246093750	0.001953125
1.00	±0.984375000	0.00781250
4.00	±3.937500	0.031250
16.00	±15.750	0.1250
64.00	±63.00	0.500
256.00	±252.00	2.0

Executable when initiated: NO

Coupled Command: YES. Range changes will change the value. The percent of full scale of the range will be kept constant. For example, on the 4 volt range, with a 2V limit, a range change to 16 V will set a new limit of 8V.

Related Commands: [SENSe:]VOLTage[<channel>][:DC]:RANGe <range>

Reset (*RST) Condition: -254 volts

CALCulate:LIMit:LOWer:DATA?

CALCulate[<channel>]:LIMit:LOWer:DATA? [MIN | MAX] queries the lower limit value set for the specified channel.

CALCulate:LIMit:LOWer[:STATe]

CALCulate[<channel>]:LIMit:LOWer[:STATe] OFF | 0 | ON | 1 enables the lower limit checking for the specified channel. Use :LIMit:LOWer: DATA *<value>* to set the actual limit value to be tested against. This command returns the voltage level measured and the detection mode.

A returned value of "0" indicates the specified channel is disabled for lower limit checking. "1" returned indicates the specified channel is enabled and will detect signals below the specified lower limit.

Comments **Executable When Initiated: YES**

Coupled command: YES. Setting the lower state ON will cause LIMit:UPPer[:STATe] to be set OFF (if it is ON).

Lower Limit Enable Error: An error will be generated if you have TRIG:SOURce set to INT1-4 and the internal input is the same as the channel you are attempting to enable for lower limit testing. For example, assume TRIG:SOUR INT2 is set. The trigger level from Channel 2 is the trigger event that is the internal trigger input. CALC:LIMit:LOWer: STATe ON is attempting to use this signal for limit testing and creates a settings conflict. Either the trigger level can be used as an internal trigger or the level can be used in limit testing, but not both.

Reset (*RST) Condition: OFF

CALCulate:LIMit:LOWer[:STATe]?

CALCulate[<channel>]:LIMit:LOWer[:STATe]? queries the lower limit checking state to see if it is enabled or disabled for the specified channel. "1" returned indicates the specified channel is enabled for lower limit checking. "0" returned indicates the specified channel is disabled for lower limit checking.

CALCulate:LIMit:UPPer:DATA

CALCulate[<channel>]:LIMit:UPPer:DATA <value> | MIN | MAX sets the upper limit value you want to test against. CALCulate:LIMit:FAIL? will return a "1" following the measurement (and prior to the next measurement) if the input signal rose above the specified upper limit value and LIM:UPP:STATe is ON. A "0" is returned if the limit was not exceeded.

Parameters

Name	Туре	Range of Values	Default Value
value	numeric	-254 to +252	volts

Comments

Maximum Allowed Values: The maximum allowed <*value>* depends on the range setting. An error will occur if you try to set a level that exceeds the range setting. Changing the range after setting the limit value will change the limit value. The percent of full scale is kept constant. Allowable maximum values for the upper limit by range and the associated resolution follow.

Range	Maximum Value	Resolution
0.0625	±0.062011719	0.000488281
0.250	±0.248046875	0.001953125
1.00	±0.992187500	0.00781250
4.00	±3.968750	0.031250
16.00	±15.8750	0.1250
64.00	±63.50	0.500
256.00	±254.00	2.0

Executable when initiated: NO

Coupled Command: YES. Range changes will change the value. The percent of full scale of the range will be kept constant. For example, on the 4 volt range (with a 2 V limit) a range change to 16 V will set a new limit of 8 V.

Reset (*RST) Condition: +252 Volts

CALCulate:LIMit:UPPer:DATA?

CALCulate[<channel>]:LIMit:UPPer:DATA? [MIN | MAX] queries the upper limit value set for the specified channel.

CALCulate:LIMit:UPPer[:STATe]

CALCulate[<channel>]:LIMit:UPPer[:STATe] OFF | 0 | ON | 1 enables the upper limit checking for the specified channel. Use LIMit:UPPer: DATA <value> to set the actual limit value to be tested against.

Comments Executable when initiated: YES

Coupled command: YES. Setting the upper state ON will cause LIMit:LOWer[:STATe] to be set OFF (if it is ON).

Upper Limit Enable Error: An error will be generated if you have TRIG:SOURce set to INT1-4 and the internal input is the same as the channel you are attempting to enable the upper limit testing. For example, assume TRIG:SOUR INT2 is set.

The trigger level from Channel 2 is the trigger event that is the internal trigger input. CALC:LIMit:UPPer:STATe ON is attempting to use this signal for limit testing and creates a settings conflict. Either the trigger level can be used as an internal trigger or the level can be used in limit testing, but not both.

Reset (*RST) Condition: OFF

CALCulate:LIMit:UPPer[:STATe]?

CALCulate[<channel>]:LIMit:UPPer[:STATe]? queries the upper limit checking state to see if it is enabled or disabled for the specified channel. This command returns the voltage level measured and the detection mode. A returned value of "0" indicates the specified channel is disabled for upper limit checking. "1" returned indicates the specified channel is enabled and will detect signals above the specified upper limit.

CALibration

The CALibration subsystem allows you to calibrate the digitizer.

Subsystem Syntax

CALibration

:DAC:VOLTage < voltage > | MIN | MAX

:DAC:VOLTage? MIN | MAX

:DATA?

:GAIN[<channel>] [<readings> | DEF][,<rate> | DEF][,ON | 1 | OFF | 0]

:SOURce INTernal | EXTernal

:SOURce?

:STATe ON | 1 | OFF | 0

:STATe?

:STORe

:VALue <voltage>]

:VALue?

:ZERO[<channel>] [<readings>][,<rate>]

:ZERO[<channel>]:ALL? [<readings>][,<rate>]

CALibration:DAC:VOLTage

CALibration:DAC:VOLTage <voltage> | MIN | MAX is only active if the CALibration:SOURce is set to INTernal. The voltage specified is output by the internal DAC to the calibration bus (VT1564A 4-Channel Digitizer ONLY). You can measure this voltage on the top two pins of the External Trigger Input/Calibration Bus Output Connector (CAL-H and CAL-L). This voltage is used for calibrating the digitizer's gain as the CAL:VALue.

Parameters

Name	Туре	Range of Values	Default Value
voltage	numeric	±0.061256409 - ±15.00	volts

Comments

Maximum Output Levels: Maximum output levels are limited to the levels in the following table. These are the VT1564A DAC voltages recommended for calibrating each range. The values are approximately 98% of full scale.

Voltage Range	Max DC Voltage (absolute value)	Voltage Range	Max DC Voltage (absolute value)
0.0625	0.061256409	16.0000	15.00
0.2500	0.245025635	64.0000	not used
1.0000	0.980102539	256.0000	not used
4.0000	3.920410156		

CALibration DAC Errors: There is no calibration DAC output for the 64 volt and 256 volt ranges. See the CALibration: GAIN command for more information about the calibration of these two ranges. An error will occur if the voltage value specified is greater than that allowed for the present range setting. You must set the desired range prior to setting the calibration DAC voltage.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: 0.0 Volts

CALibration:DAC:VOLTage?

CALibration: DAC: VOLTage? MIN | MAX queries the setting of the calibration DAC (VT1564A 4-Channel Digitizer only). The DAC voltage is output to the calibration bus and accessible at the front panel External Trigger Input/Calibration Bus Output Connector (CAL-H and CAL-L) only if the CALibration:SOURce is set to INTernal. The MIN parameter returns the minimum voltage available from the DAC and MAX returns the maximum voltage available from the DAC.

CALibration:DATA?

CALibration: DATA? returns the calibration constants currently stored in non-volatile calibration memory.

CALibration:GAIN

CALibration:GAIN[<channel>] [<readings>|DEF][,<rate>|DEF][,ON|1|OFF|0] initiates a gain calibration on the channel specified. The ON parameter will cause the 64 V and 256 V ranges to be indirectly calibrated from the 16 V range gain calibration. The ON/OFF parameter is ignored except for a gain calibration of the 16 V range.

Parameters

Name	Туре	Range of Values	Default Value
readings	numeric	25 to 4000 DEFault	none
rate	numeric	1.25E-6 to reference period * 8,388,607 DEFault	seconds

Comments

Steps Before Executing a Gain Calibration: The following steps must be completed prior to executing a gain calibration:

- Set the digitizer to the desired range and filter on the channel you want to calibrate with VOLTage[<channel>]:RANGe <range> and INPut[<channel>]:FILTer:FREQ <freq> and :FILTer:STATe ON|OFF.
- 2 Enable calibration with CALibration:STATe ON and specify the calibration source with CALibration:SOURce.
- 3 Specify a calibration value for the channel you are calibrating. The value must be between 85% and 98% of either a positive full scale reading or negative full scale reading. The ideal calibration value is 98% of positive or negative full scale (see CALibration:DAC: VOLTage).
- 4 The calibration voltage must be applied to the input connector if CALibration:SOURce EXTernal is used. You must enter the external calibrator voltage value with CAL:VALue when an external calibration source is used.
- 5 The VT1564A 4-Channel Digitizer automatically applies the DAC voltage to the internal calibration bus when CALibration: SOURce INTernal is used. You must measure the DAC voltage at the Calibration Bus Output Connectors (CAL-L and CAL-H) (for CAL:SOURce INTernal) and enter that value with CAL:VALue.

Sampling Rate: The number of readings and sampling rate will default to 100 readings and 0.001 second sampling rate, respectively, to provide averaging over an integral number of either 50 Hz or 60 Hz power line cycles. This allows calibration to cancel out any noise that is periodic with the power supply.

64 V and 256 V Ranges Calibrated Indirectly: The 64 V and 256 V ranges are calibrated indirectly when the 16 V range is calibrated and the ON (1) parameter is set. If the OFF (0) parameter is active, only the 16 V range is calibrated and the 64 V and 256 V ranges retain their old calibration constants. This boolean ON/OFF parameter is checked and used only when calibrating the 16 V range. It is ignored when calibrating any other range.

Calibrate Lower Ranges First: All lower ranges (0.0625 V through 4.0000 V) must be calibrated before calibrating the 16 V range and calculating new calibration constants for the 64 V and 256 V ranges. The effects of the attenuators and amplifiers on the gain calibrations for the lower ranges are extrapolated to derive a gain constant for the 64 V range and another for the 256 V range.

Maximum Voltages for Each Range: The absolute maximum voltages for each range are shown in the next table. The values are approximately 98% of full scale.

Voltage Range	Max DC Voltage (absolute value)
0.0625	0.061256409
0.2500	0.245025635
1.0000	0.980102539
4.0000	3.920410156
16.0000	15.68164062
64.0000	not used
256.0000	not used

Specifying Parameters: Optional parameters that are left blank are filled from left to right. Therefore, it is necessary to use the syntax DEFault to note that a particular parameter is to use the default value.

For example, to specify a sample rate other than the default, you must declare DEFault for the < readings> parameter or the < rate> parameter value you intended will be used to fill in the <readings> parameter. The command for Channel 1 would appear as: CAL:GAIN1 DEF,.002. If you are calibrating the 16 V range and you want to recalculate the 64 V and 256 V calibration constants, the command is: CAL:GAIN1 DEF,.002,ON.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: None

CALibration:SOURce

CALibration:SOURce INTernal | EXTernal specifies the calibration source to be used for any subsequent gain calibrations. "EXTernal" is the default source and a voltage must be provided from an external source to the channel being calibrated.

Comments

INTernal Source: The INTernal source is available only on the VT1564A 4-Channel Digitizer. CAL:SOURce INTernal outputs the specified DAC voltage set by CAL:DAC:VOLT < voltage > onto the calibration bus where it is applied internally to the channels. The INTernal source is also available on the Calibration Bus Output connector.

Measuring Calibration Voltage: From the Calibration Bus Output connector, you must measure the voltage with a transfer standard (accurate voltmeter) and enter the measured value using the CAL:VALue command. The calibration gain command then sets calibration constants for the value you input assuming it is the value on the calibration bus.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: EXTernal

CALibration:SOURce?

CALibration:SOURce? queries which calibration source is set. This setting is shared by all channels. Returns "INT" for INTernal or "EXT" for EXTernal.

CALibration:STATe

CALibration:STATE ON 1 OFF 0 enables the calibration of the instrument. Many instrument operations are not allowed when this state is ON and will result in an error "Illegal while calibrating". You must set the calibration state to OFF when calibration is finished.

NOTE

Sending CAL:STAT OFF, without storing any modified cal constants with the CAL:STORe command, will generate an error. Send the ABORt or *RST command to abort a calibration without storing cal constants.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: OFF

CALibration:STATe?

CALibration:STATe? queries the present calibration state of the instrument. A return value of "1" indicates the instrument is enabled and will accept calibration commands and perform calibrations. A return value of "0" indicates the instrument is not calibration enabled and attempting to execute a calibration process command such as CAL:GAIN or CAL:ZERO, will return the error "Calibration not enabled".

CALibration:STORe

CALibration:STORe writes the calibration constants to non-volatile RAM after calibration has been completed.

NOTE

The FLASH and CAL CONSTANTS switches must be set to the "Write Enable" positions before calibration constants are stored in RAM.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: None

CALibration:VALue

CALibration: VALue < voltage > specifies the voltage value actually applied to the channel for calibration. This value informs the digitizer what voltage is either being placed on the front panel input connector (CAL:SOURce EXTernal) or the value being generated by the internal DAC (VT1564A 4-Channel Digitizer only) and being output onto the calibration bus.

Parameters

Name	Туре	Range of Values	Default Value
voltage	numeric	±0.061256409 - ±15.6800	volts

Comments

Source Maximum Voltages: The maximum voltage from an external source used to calibrate the 16 V range is 15.68 V or 98% of full scale. The maximum voltage attainable from the VT1564A internal DAC is 15 V.

Using the Internal DAC: The internal DAC on the VT1564A can be used for the calibration source when CAL:SOURce INTernal is specified. The output level of this DAC is specified with CAL:DAC:VOLTage. The actual output level must be measured with a voltmeter by the person doing the calibration. That measured value is the value used for the <voltage> parameter of the CAL:VALue command. The voltage can be measured across pins 5 (high) and 9 (low) of the Calibration Bus Output (D-subminiature) calibration bus connector.

Maximum Output Levels: The maximum output levels are limited to the levels shown in the following table. These are the VT1564A DAC voltages recommended for calibrating each range. The values are approximately 98% of full scale (except for the 16 V range which the internal VT1564A's DAC has a maximum output of ±15 V.

Voltage Range	Max DC Voltage (absolute value)
0.0625	0.061256409
0.2500	0.245025635
1.0000	0.980102539
4.0000	3.920410156
16.0000	15.00
64.0000	not used
256.0000	not used

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: All channels set to 0.0 volts

CALibration:VALue?

CALibration:VALue? queries the present setting of the calibration voltage.

CALibration:ZERO

CALibration:ZERO[<*channel*>] [<*samples*>][,<*rate*>] initiates an offset calibration for the current range on the specified channel using an internal short.

Parameters

Name	Туре	Range of Values	Default Value
samples	numeric	25 to 4000 DEFault	none
rate	numeric	1.25E-6 to reference period * 8,388,607 DEFault	seconds

Comments

Steps Before Executing a Zero Calibration: The following steps must be completed prior to executing a zero calibration. Errors will result if these steps are not performed before CAL:ZERO.

- 1 Set the CAL:STATe ON to allow calibration to occur.
- 2 Set the digitizer to the desired range and filter on the channel you want to calibrate with VOLTage[<channel>]:RANGe <range>, INPut[<channel>]:FILTer:FREQ <freq>, and :FILTer:STATe ON|OFF.

Using Optional Parameters: Optional parameters that are left blank are filled from left to right. Therefore, it is necessary to use the syntax DEFault to note that a particular parameter is to use the default value. For example, to specify a sample rate other than the default, you must declare DEFault for the <readings> parameter or the <rate> parameter value you intended will be used to fill in the < readings> parameter. The command for Channel 1 would appear as: CAL:ZERO1 DEF,.002.

Number of Samples and Sample Rate: The number of samples and the sample rate would normally be set to DEFault values to provide averaging over an integral number of either 50 Hertz or 60 Hertz power line cycles. This allows the calibration to cancel out any noise that is periodic with the power supply. Specifying a value other than DEF for <samples> and/or <rate> will result in those values being used for the zero offset calibration.

Executable when initiated: No

Coupled Command: No

Reset (*RST) Condition: None

CALibration:ZERO:ALL?

CALibration:ZERO[<channel>]:ALL? [<samples>][,<rate>] initiates a zero offset calibration for all ranges on the specified channel using an internal short. The command returns "0" if the calibration was successful or returns a non-zero value if an error occurred while calibrating one of the ranges.

Parameters

Name	Туре	Range of Values	Default Value
samples	numeric	25 to 4000 DEFault	none
rate	numeric	1.25E-6 to reference period * 8,388,607 DEFault	seconds

Comments

Non-Zero Error Values: A non-zero return value contains the failed ranges as high bits in the lower word. For example, a return value of 00000000100001 has a lower word of 00100001 which indicates range 0 (bit 0 = 0.0625 V) and range 5 (bit 5 = 64 V) failed. The error string in SYST:ERR? contains information about the failure on the highest range that failed (range 5, 64 V). If an error occurs on any range, calibration proceeds on to the next range, and the bad range is noted.

Steps Before Executing a Zero Calibration:

The following steps must be completed prior to executing a zero calibration. Errors result if these steps are not performed before CAL:ZERO:ALL?.

- 1 Set CAL:STATe ON to allow calibration to occur.
- 2 Set the digitizer to the desired filter on the channel you want to calibrate with INPut[<channel>]:FILTer:FREQ <freq> and :FILTer:STATe ON|OFF.

Optional Parameters: Optional parameters that are left blank are filled from left to right. Therefore, it is necessary to use the syntax DEFault to note that a particular parameter is to use the default value. For example, to specify a sample rate other than the default, you must declare DEFault for the <*readings*> parameter or the <*rate*> parameter value you intended will be used to fill in the <*readings*> parameter. The command for Channel 1 would appear as: CAL:ZERO1 DEF,.002.

Number of Samples and Sample Rate: The number of samples and the sample rate would normally be set to DEFault values to provide averaging over an integral number of either 50 Hertz or 60 Hertz power line cycles. This allows the calibration to cancel out any noise that is periodic with the power supply. Specifying a value other than DEF for *<samples>* and/or *<rate>* will result in those values being used.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: None

DIAGnostic

The DIAGnostic subsystem contains several commands that were developed to test the instrument at the factory. Some of these commands may prove useful for isolating problems or for use in special applications.

Subsystem Syntax

DIAGnostic

DAC:GAIN[<channel>] <value>

:DAC:OFFSet[<channel>] <voltage>

:DAC:OFFSet[<channel>]:RAMP <count>

:DAC:SOURce < voltage>

:DAC:SOURce:RAMP < count>

:INTerrupt:LINE 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7

:INTerrupt:LINE?

:MEMory:SIZE <size>

:MEMory:SIZE?

:PEEK? < reg_number>

:POKE < reg_number >, < data>

:SHORt[<channel>] ON | 1 | OFF | 0

:SHORt[<channel>]?

:STATus?

DIAGnostic:DAC:GAIN

DIAGnostic:DAC:GAIN[<channel>] <value> writes the specified value to the calibration gain DAC of the specified channel. This command is a factory diagnostic routine.

Parameters

Name	Туре	Range of Values	Default Value
value	numeric	0 to 255	none

Comments

Input Signal Required: There must be a signal on the input for this command to work properly. Any offset value set by DAC:OFFSet < voltage> is used by the DAC when the DAC:GAIN command is sent. The gain is set on the specified channel.

DAC Outputs: A positive full scale input combined with a DAC gain value of 255 will result in a +2.5 V output from the DAC. A negative full scale input combined with a DAC gain value of 255 will result in a -2.5 V output from the DAC. A DAC gain value of 0 will result in 0 V output in both cases.

Executable when initiated: NO Coupled Command: NO Reset (*RST) Condition: None

DIAGnostic:DAC:OFFSet

DIAGnostic:DAC:OFFSet[<*channel*>] <*voltage*> writes the specified voltage value to the calibration offset DAC of the specified channel when the DAC:GAIN command is sent. This offset voltage value is not used unless a DAC:GAIN <*value*> is sent to the calibration gain DAC. This command is a factory diagnostic routine.

Parameters

Name	Туре	Range of Values	Default Value
voltage	numeric	-2.5 to +2.5	none

Comments

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: None

DIAGnostic:DAC:OFFSet:RAMP

DIAGnostic:DAC:OFFSet[<*channel>*]:RAMP <*count>* outputs to the specified channel, a ramp of DAC values from 0 to 255 with the DAC code changing approximately every 100 μ sec. This command is a factory diagnostic routine.

Parameters

Name	Туре	Range of Values	Default Value
count	numeric	1 to 32767	none

Comments

Using the <*count*> Parameter: The <*count*> parameter defines the number of ramps to output. Approximately 37.35 full ramps are output each second. A count of 2240 will output ramps for approximately 60 seconds.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: None

DIAGnostic:DAC:SOURce

DIAGnostic:DAC:SOURce < voltage > outputs the specified voltage from the internal calibration source DAC onto the calibration pins (CAL -H and CAL-L) of the front panel Calibration Bus Output connector. This command is a factory diagnostic routine.

Parameters

Name	Туре	Range of Values	Default Value
voltage	numeric	-15.0 to +15.0	none

Comments

Input Relay Operation: The channel's input relay remains open until it is closed by INPut:STATe ON by a reset of the instrument.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: DAC output is set to 0 V

DIAGnostic:DAC:SOURce:RAMP

DIAGnostic:DAC:SOURce:RAMP < count> outputs a ramp of DAC values from 0 to 4095 with the DAC code changing about every 100 µsec. This command is a factory diagnostic routine.

Parameters

Name	Туре	Range of Values	Default Value
count	numeric	1 through 255	none

Comments

Using the <count> Parameter: The <count> parameter specifies how many ramps to output. The timing is such that about 2.3257 full ramps are output each second. A count of 139 will output ramps for just under 60 seconds. The signal will be output onto the calibration pins (CAL -H and CAL -L) on the front panel Calibration Bus Output connector.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: DAC output is set to 0 V

DIAGnostic:INTerrupt:LINE

DIAGnostic:INTerrupt:LINE 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 sets the interrupt line to be used. Specifying the "0" parameter disables all interrupts.

NOTE

The STATus subsystem will not work if interrupts are disabled (STATus: OPERation and STATus:QUEStionable). Use DIAG:STATus? to disable interrupts.

Comments

Power-On Setting: Power-on default setting is interrupt line "1".

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: Interrupt line setting is unchanged

DIAGnostic:INTerrupt:LINE?

DIAGnostic:INTerrupt:LINE? queries the interrupt line setting. Returns a number "0" through "7" to indicate interrupt line 1 through 7. A "0" returned indicates all interrupts are disabled.

NOTE

The STATus subsystem will not work if interrupts are disabled (STATus: OPEReration and STATus: QUEStionable). Use DIAG:STATus? to disable interrupts.

DIAGnostic:MEMory:SIZE

DIAGnostic:MEMory:SIZE <*size>* sets the memory size value in calibration memory. Your module comes standard with 4 Mbytes of RAM. You can replace this with PC SIMM modules of up to 128 Mbytes. See *Chapter 1* for the procedure for adding RAM to your module.

NOTE

This command is required and used only when you change the size of RAM on the module. You then use this command to set the new memory size value in calibration memory.

Parameters

Name	Туре	Range of Values	Default Value
size	numeric	4E6, 8E6, 16E6, 32E6, 64E6 and 128E6	none

Comments

Using the <size> Parameter: The <size> parameter will accept a value in excess of the industry notation value of 4M, 8M, 16M, etc. (e.g., 4E6, 8E6, 16E6, etc.) up to the actual size. See DIAGnostic:MEMory:SIZE?.

DIAGnostic:MEMory:SIZE?

DIAGnostic:MEMory:SIZE? queries the RAM size value in calibration memory. The value returned is the actual amount of memory, not the abbreviated industry notation for memory size, as shown below:

RAM Industry Notation	Actual Size Value
4M	4,194,304
8M	8,388,608
16M	16,777,216
32M	33,554,432
64M	67,108,864
128M	134,217,728

DIAGnostic:PEEK?

DIAGnostic:PEEK? < reg_number> queries the specified register and returns the contents of the register.

Parameters

Name	Туре	Range of Values	Default Value
reg_number	numeric	0 to 31	none

Comments

Reading Registers: See Appendix B for register bit definitions. You can read the following digitizer registers using the register number. For example, to read the Manufacturers ID register, execute DIAG:PEEK? 0. This returns -12289 (decimal) or FFFFCFFF (hexadecimal). The three least-significant characters (FFF) indicates a Hewlett-Packard A16 register-based module.

reg_number	Register Description (base + register offset)
0	Manufacturer ID Register (base + 00 ₁₆)
1	Device Type Register (base + 02 ₁₆)
2	Status/Control Register (base + 04 ₁₆)
3	Offset Register (base + 06 ₁₆)
4**	FIFO High Word Register (base + 08 ₁₆)
5**	FIFO Low Word Register (base + 0A ₁₆)
6	Interrupt Control Register (base + 0C ₁₆)
7	Interrupt Sources Register (base + 0E ₁₆)
8	CVTable Channel 1 Register (base + 10 ₁₆)
9	CVTable Channel 2 Register (base + 12 ₁₆)
10	CVTable Channel 3 Register (base + 14 ₁₆)
11	CVTable Channel 4 Register (base + 16 ₁₆)
12	Samples Taken High Word Register (base + 18 ₁₆)
13	Samples Taken Low Word Register (base + 1A ₁₆)
14	Calibration Flash ROM Address Register (base + 1C ₁₆)
15	Calibration Flash ROM Data Register (base + 1E ₁₆)
16	Calibration Source Register (base + 20 ₁₆)
17	Cache Count Register (base + 22 ₁₆)
18	Range, Filter, Connect Chs 1 and 2 Register (base + 24 ₁₆)
19	Range, Filter, Connect Chs 3 and 4 Register (base + 26 ₁₆)
20	Trigger/Interrupt Level Channel 1 Register (base + 28 ₁₆)
21	Trigger/Interrupt Level Channel 2 Register (base + 2A ₁₆)
22	Trigger/Interrupt Level Channel 3 Register (base + 2C ₁₆)
23	Trigger/Interrupt Level Channel 4 Register (base + 2E ₁₆)
24	Sample Period High Word Register (base + 30 ₁₆)
25	Sample Period Low Word Register (base + 32 ₁₆)
26	Pre-Trigger Count High Register (base + 34 ₁₆)
27	Pre-Trigger Count Low Register (base + 36 ₁₆)
28	Post-Trigger Count High Register (base + 38 ₁₆)
29	Post-Trigger Count Low Register (base + 3A ₁₆)
30	Trigger Control/Source Register (base + 3C ₁₆)
31	Sample Control/Source Register (base + 3E ₁₆)

^{*} DIAG:PEEK? 4 or DIAG:PEEK? 5 may cause an error if they are read before data has been taken.

DIAGnostic:POKE <reg_number>,<data> places the specified value in the specified register.

Parameters

Name	Туре	Range of Values	Default Value
reg_number	numeric	2-4, 14-16, 18-31	none
data	numeric	-32768 to +32767 (signed integer) 0 to 65535 (unsigned integer)	none

Comments

Writing to Registers: See Appendix B for register bit definitions. You can write to the following digitizer registers using the register number. For example, to write to the Range, Filter, Connect Channels 1 and 2 register to set Channel 1 and 2 ranges to 64 V and set the filters to 100 kHz, execute DIAG:POKE 18,13621. The binary bit pattern for +13621 is 0011010100110101

reg_number	Register Description (base + register offset)
2	Status/Control Register (base + 04 ₁₆)
3	Offset Register (base + 06 ₁₆)
6	Interrupt Control Register (base + 0C ₁₆)
14	Calibration Flash ROM Address Register (base + 1C ₁₆)
15	Calibration Flash ROM Data Register (base + 1E ₁₆)
16	Calibration Source Register (base + 20 ₁₆)
18	Range, Filter, Connect Chs 1 and 2 Register (base + 24 ₁₆)
19	Range, Filter, Connect Chs 3 and 4 Register (base + 26 ₁₆)
20	Trigger/Interrupt Level Channel 1 Register (base + 28 ₁₆)
21	Trigger/Interrupt Level Channel 2 Register (base + 2A ₁₆)
22	Trigger/Interrupt Level Channel 3 Register (base + 2C ₁₆)
23	Trigger/Interrupt Level Channel 4 Register (base + 2E ₁₆)
24	Sample Period High Word Register (base + 30 ₁₆)
25	Sample Period Low Word Register (base + 32 ₁₆)
26	Pre-Trigger Count High Register (base + 34 ₁₆)
27	Pre-Trigger Count Low Register (base + 36 ₁₆)
28	Post-Trigger Count High Register (base + 38 ₁₆)
29	Post-Trigger Count Low Register (base + 3A ₁₆)
30	Trigger Control/Source Register (base + 3C ₁₆)
31	Sample Control/Source Register (base + 3E ₁₆)

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: None

DIAGnostic:SHORt

DIAGnostic:SHORt[<*channel>***] ON | 1 | OFF | 0** connects an internal short across the input of the specified channel when the "ON" or "1" parameter is used. The internal short is enabled by "ON" or "1" and disabled by "OFF" or "0".

Comments

Short Remains in Effect Until Disabled: The short remains in effect until a reset or until it is disabled with DIAG:SHORt[<*channel>*] OFF.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: Short OFF

DIAGnostic:SHORt?

DIAGnostic:SHORt[<*channel*>]? queries the specified channel to determine if the internal short is connected. This command returns "1" if the short is present or returns "0" if it is not present.

DIAGnostic:STATus?

DIAGnostic:STATus? returns the status of bits in the instrument's interrupt sources register (offset 08_h - see *Appendix B*). A high value in a bit location indicates a particular event has occurred. The bit positions and their meanings are as follows:

Bit	Event Represented When Bit is High
0	Channel 1 limit was exceeded or Channel 1 trigger level was exceeded.
1	Channel 2 limit was exceeded or Channel 2 trigger level was exceeded.
2	Channel 3 limit was exceeded or Channel 3 trigger level was exceeded.
3	Channel 4 limit was exceeded or Channel 4 trigger level was exceeded.
4	An input overload occurred and the input relay opened.
5	The pre-trigger count has been met.
6	The measurement has completed normally, or available memory has been filled and the measurement was halted.
7	A valid trigger event was received after the pretrigger acquisition (if any) was completed.

Comments

Command Returns Status Information: This command returns a

binary-weighted number representing the bit pattern of the register and,

therefore, the status of the above instrument events.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: None

FORMat

The FORMat command subsystem is used to specify the output format of the readings from the VT1563A and VT1564A Digitizers.

Subsystem Syntax

FORMat

[:DATA] ASCii | PACKed | REAL [:DATA]?

FORMat[:DATA]

FORMat[:DATA] ASCii | PACKed | REAL specifies the output format for measurement data.

Comments

PACKed Format: PACKed,16 format is signed 16 bits (16-bit integers). Data are returned as raw data and must be converted to voltage by using voltage = reading * range/32768 or voltage = reading * resolution (Use [SENSe:]VOLTage[:DC]:RESolution? to obtain the resolution value).

REAL Format: REAL,64 format returns data as IEEE-754 64-bit real numbers.

IEEE-488.2 Headers: Both PACKed,16 and REAL,64 formats return data preceded by the IEEE-488.2 definite length arbitrary block header. The header is # <num_digits> <num_bytes>, where

- # signifies a block transfer
- <num_digits> is a single digit (1 through 9) which specifies how many digits (ASCII characters) are in <num_bytes>
- <num_bytes> is the number of data bytes which immediately follow the <num_bytes> field.

Reset (*RST) Condition: FORMat:DATA ASCii

FORMat[:DATA]?

FORMat[:DATA]? queries the type of output format set for measurement data. The command returns "ASC,+7", "PACK,+16", or "REAL,+64", where ASC,+& indicates ASCII data with seven significant digits, ASC,+7 indicates ASCII data with seven significant digits, PACKed,+16 indicates the format is signed 16 bits, and REAL,+64 indicates data is IEEE-754 64-bit real numbers.

INITiate

The INITiate subsystem controls the initiation of the trigger system and prepares the Digitizer to take voltage measurements. Once a trigger is received from the programmed source (TRIGger:SOURce), measurements begin on all channels. Normally, all measurement setup (setting measurement ranges, sample count and trigger sources, etc.) should be done before this command is sent. Sending this command will cause the Digitizer to begin the measurement process.

Subsystem Syntax

INITiate

:CONTinuous ON | 1 | OFF | 0

:CONTinuous? [:IMMediate]

INITiate: CONTinuous

INITiate: CONTinuous ON | 1 | OFF | 0 is used to start or stop a continuous measurement.

Comments

INITiate Process: The INITiate: CONTinuous process is:

- 1 The ON (1) setting starts a measurement with an infinite sample count. After initiation, the Digitizer enters the wait-for-trigger state and begins taking pretrigger readings until the pretrigger count is met (if there is a pretrigger count set).
- 2 All incoming triggers are ignored until the pretrigger count is met. Pretrigger readings continue until a trigger arrives. The first trigger received after the pretrigger readings have been acquired is the one accepted.
- 3 The incoming trigger advances the Digitizer to the wait-for-sample state which is where readings are actually taken. The instrument will continuously sample until one of the following three things occurs:
 - The measurement is stopped by the ABORt command.
 - The measurement is stopped by executing INITiate: CONTinuous OFF.
 - The instrument's FIFO memory is filled. This can be prevented by fetching the data from memory in blocks faster than the sample rate can fill memory.

Determining Measurement Complete Status: INIT[:IMMediate] and INIT:CONTinuous return "1" to *OPC? when the instrument begins measurement, not when measurements complete. To determine when a non-continuous measurement is complete, use DIAG:STATus? and monitor bit 6.

You can also detect when measurements are complete by monitoring the "measurement complete" bit (bit 9) of the STATus:OPERation:CONDition register in the STATus system (see the STATus subsystem). *WAI, *OPC and *OPC? will all be fulfilled immediately after INIT is processed, not when the measurements are complete.

Comments Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: Idle state

INITiate:CONTinuous?

INITiate:CONTinuous? queries the instrument to determine if the INITiate:CONTinuous is enabled or disabled.

INITiate[:IMMediate]

INITiate[:IMMediate] initiates the trigger system and prepares a Digitizer to take voltage measurements.

Comments

Digitizer Operation: After initiation, the Digitizer enters the wait-for-trigger state and begins taking pretrigger readings until the pretrigger count is met (if there is a pretrigger count set). All incoming triggers are ignored until the pretrigger count is met. Pretrigger readings continue until a trigger arrives.

The first trigger received after the pretrigger readings have been acquired is the one accepted and it advances the digitizer to the wait-for-sample state which is where readings are actually taken. When the number of readings specified by TRIGger:COUNt and SAMPle:COUNt have been taken, the trigger system returns to the idle state and digitizer stops measuring.

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: Idle state

The INPut command subsystem controls characteristics of the input signal, including ON/OFF state and low-pass filtering. The command defaults to Channel 1 if you do not specify a channel in the command syntax (e.g., INP ON is same as INP1 ON).

Subsystem Syntax

INPut[<channel>]

:FILTer[:LPASs]:FREQ 1.5E3 | 6E3 | 25E3 | 100E3

(valid for VT1564A only) :FILTer[:LPASs]:FREQ?

:FILTer[:LPASs][:STATe] ON | 1 | OFF | 0

:FILTer[:LPASs][:STATe]? [:STATe] ON | 1 | OFF | 0

[:STATe]?

INPut:FILTer[:LPASs]:FREQ

INPut[<channel>]:FILTer[:LPASs]:FREQ 1.5E3 | 6E3 | 25E3 | 100E3 sets the filter frequency for the 4-channel VT1564A Digitizer. The filters are 2-pole Bessel filters and *<channel>* is 1 through 4.

NOTE

The 2-channel VT1563A Digitizer has a fixed 25 kHz filter. The VT1563A will accept this command but cannot change the filter and will not generate an error.

Comments

Filter is Set to Nearest Value: For the VT1564A 4-channel digitizer, the filter will be set to the nearest value that can be achieved by the value specified in the command. For example, if you specify 10E3, the filter is set to 6 kHz or if you specify 20E3, the filter is set to 25 kHz. For the VT1563A 2-channel digitizer, the filter will be 25 kHz regardless of what value you input (see above note).

Executable when initiated: NO

Coupled Command: NO

Reset (*RST) Condition: Filter state OFF

INPut:FILTer[:LPASs]:FREQ?

INPut[<channel>]:FILTer[:LPASs]:FREQ? queries the present filter frequency setting on the specified channel.

INPut:FILTer[:LPASs][:STATe]

 $INPut[<\!\mathit{channel}\!\!>]: FILTer[:LPASs][:STATe] \ ON \ |\ 1\ |\ OFF\ |\ 0 \ \text{enables} \ \text{or disables}$

the low-pass filter on the specified channel.

Comments Executable Command: NO

Coupled Command: NO

Reset (*RST) Condition: Filter OFF

INPut:FILTer[:LPASs][:STATe]?

INPut[<channel>]:FILTer[:LPASs][:STATe]? queries the specified channel to determine if the low-pass filter is enabled or disabled. A return value of "0" indicates the filter is OFF and "1" indicates the filter is ON.

INPut[:STATe]

INPut[<channel>][:STATe] ON | 1 | OFF | 0 connects or disconnects the input signal to the Digitizer's measurement circuitry.

Comments

OFF State Connections: For the VT1563A 2-Channel Digitizer, INPut<*channel*>:STATe OFF connects the specified channel to ground. For the VT1564A 4-Channel Digitizer, INPut<*channel*>:STATe OFF connects the specified channel to the internal calibration bus (calibration DAC).

Executable When Intitiated: NO

Coupled Command: NO

Reset (*RST) Condition: all channels ON (connected)

INPut[:STATe]?

INPut[<channel>][:STATe]? queries the specified channel to determine if the input signal is connected to, or disconnected from, the Digitizer's measurement circuitry. If connected, a "1" is returned. If disconnected, a "0" is returned.

OUTPut

The OUTPut command subsystem sets the source of output pulses for the specified TTL Trigger line (TTLT0-TTLT7) and enables or disables the output.

Subsystem Syntax

OUTPut

:TTLT<n>:SOURce TRIGger | SAMPle | BOTH

:TTLT<n>:SOURce?

:TTLT<n>[:STATe] ON | 1 | OFF | 0

:TTLT<n>[:STATe]?

OUTput:TTLT<n>:SOURce

OUTPut:TTLT<n>:SOURce TRIG | SAMP | BOTH sets the source of output pulses for the specified TTL Trigger line. <n> can have the value 0 through 7 (TTLT0 - TTLT7).

Comments

Output Pulses Triggering: The Digitizer allows separate control of the trigger signal and the sample signal output to the TTL trigger lines. Each can output to only a single line. However, they can both output onto the same line when the BOTH parameter is used. When BOTH is used, no other lines can be enabled. Output pulses will not be sent until the TTL trigger line state is set to ON.

Resource Conflicts: Resource conflicts will occur if either the trigger or sample source is already using a TTL line you attempt to enable. The trigger source will be set to IMMediate if it is the conflict. The sample source will be set to TIMer if it is the conflict. A "Settings Conflict" error will occur.

Settings Conflict Error: Setting the trigger or sample source to a TTL trigger line that has its output state ON will result in a "Settings Conflict" error and the output state will be changed to OFF. The specified trigger line will be assigned to the sample or trigger source.

Executable when initiated: NO Coupled Command: YES

Reset (*RST) Condition: Source is SAMPle for all TTL lines

OUTPut:TTLT<n>:SOURce?

OUTPut:TTLT<n>:SOURce? queries the specified TTL Trigger line (TTLT0-TTLT7) to identify the source of output pulses. A response of "TRIG" indicates the source is a trigger event, a response of "SAMP" indicates the source is a sample event, and a response of "BOTH" indicates the source is both a trigger event and a sample event.

OUTPut:TTLT<n>[:STATe]

OUTPut:TTLT<*n*>[:STATe] ON | 1 | OFF | 0 enables or disables the specified TTL Trigger line for outputting the source set by OUTPut:TTLT<*n*>: SOURce. <*n*> can have the value 0 through 7 (TTLT0 - TTLT7).

Comments

Resource Conflicts: Resource conflicts will occur if either the trigger or sample source is already using a TTL line you attempt to enable as an OUTPut line. The OUTPut TTLT line will not be enabled and a "Settings Conflict" error will occur.

Settings Conflict Error: Setting the trigger or sample source to a TTL trigger line that has its output state ON will result in a settings conflict error and the output state will be changed to OFF. The specified trigger line will be assigned to the sample or trigger source.

Master-Slave Settings: TRIG:MODE MASTer<*n*> | SLAVe<*n*> will disable all other OUTPut:TTLT<*n*>:STATe settings. The only outputs that will occur are those defined in the MASTer-SLAVe relationship.

Executable when initiated: NO

Coupled Command: YES

Reset (*RST) Condition: All lines set to OFF

OUTPut:TTLT<n>[:STATe]?

OUTPut:TTLT<*n*>[:STATe]? queries the specified TTL Trigger line (TTLT0-TTLT7) to determine if it is enabled (1) or disabled (0).

SAMPle

The SAMPle command subsystem sets the number of samples to be taken for each trigger. It also sets the number of samples to be taken prior to the trigger and the source of the sample signal and its slope. When the sample source is TIMer, you can set the sample interval.

Subsystem Syntax SAMPle

:COUNt < count> | MIN | MAX

:COUNt? [MIN | MAX]

[:IMMediate]

:PRETrigger:COUNt < count > | MIN | MAX

:PRETrigger:COUNt? [MIN | MAX]

:SLOPe POS | 1 | NEG | 0

:SLOPe?

:SOURce HOLD | TIMer | TTLT0-7 | EXT


:SOURce?

:TIMer < interval> | MIN | MAX

:TIMer? [MIN | MAX]

SAMPle:COUNt

SAMPle:COUNt <count> | MIN | MAX sets the number of total samples which includes the pre-trigger and post-trigger samples. The number of samples set is common to all channels. You cannot have two or more channels with different sample settings.



Comments

Maximum Samples: The total number of readings is limited to at most 16,777,215 for the 4-channel VT1564A Digitizer and 33,554,431 for the 2-channel VT1563A Digitizer, depending on the amount of memory on the card. The following describes the limits with the different memory options.

If a number greater than the maximum is set, the digitizer goes to continuous mode and SAMPle:COUNt? returns 0. If no readings are pulled out while running, the digitizer will stop at MAX -1 + 250 (MAX for FIFO and CACHE).

	VT1563A (2-channel)	VT1564A (4-channel)
Memory Size	Maximum Samples	Maximum Samples
4 MBytes	1,048,575	524,287
8 MBytes	2,096,151	1,048,575
16 MBytes	4,194,303	2,097,151
32 MBytes	8,388,607	4,194,303
64 MBytes	16,777,215	8,388,607
128 MBytes	33,554,431	16,777,215

Pre-Trigger Sample Required: One pre-trigger sample is required to get the above maximums. The maximum is one less if pre-trigger count is zero.

Executable when initiated: NO

Coupled command: NO

Reset (*RST) condition: All channels set to 1 sample

SAMPle:COUNt?


SAMPle:COUNt? [MIN | MAX] returns the number of samples each channel will make. The number of samples returned is common to all channels.

SAMPle[:IMMediate]

SAMPle[:IMMediate] is generally used only when the sample source is HOLD to take a single reading when the digitizer is in the wait-for-sample state.

SAMPLe:PRETrigger:COUNt

SAMPle:PRETrigger:COUNt <*count>* | MIN | MAX sets the number of pretriggers (number of readings that will occur before the trigger event occurs). The count is common to all channels.



Comments

Using the <count> Parameter: <count> must be a positive number and not greater than the sample count -1. This count specifies the portion of the total SAMPle:COUNt that will be sampled prior to the trigger. A trigger is ignored if it occurs before the pretrigger count is met.

Sampling Operation: If the specified number of pretrigger samples (<*count>*) have been taken and a trigger has not yet occurred, the digitizer continues to sample the input signal. The digitizer retains the most recent pretrigger samples specified by the number "<count>" when the trigger does occur.

Executable when initiated: NO

Coupled command: NO

Reset (*RST) condition: 0 pretriggers

SAMPle:PRETrigger:COUNt?

SAMPle:PRETrigger:COUNt? [MIN | MAX] returns the number of pretrigger samples each channel will make prior to each trigger. The number of pretriggers returned is common to all channels.

SAMPle:SLOPe

SAMPle:SLOPe POS | 1 | NEG | 0 sets the slope of the sample signal (the active edge, rising or falling, of the sample signal). The slope setting is common to all channels.

Comments

Sample Source Must be EXTernal: This command is effective only when the sample source is EXTernal. The slope is set but will be ignored if the sample source is a source other than EXTernal.

Executable when initiated: NO

Coupled command: NO

Reset (*RST) condition: POSitive (1)

SAMPle:SLOPe?


SAMPle:SLOPe? queries the present setting of the slope of the sample signal. The sample slope is effective only when the sample source is EXTernal.

SAMPle:SOURce

SAMPle:SOURce HOLD | TIMer | TTLT0-7 | EXT sets the source of the sample signal which causes a measurement to be made. The sample source is common to all channels. TIMer uses the internal time base. The EXTernal input is the TTL "Sample" input pin on the front panel External Trigger Input (D-subminiature) connector (left pin column, bottom pin).

VT1563A VT1564A

("Sample" input - bottom left pin)



Parameters

Name	Туре	Point of Source	Default
HOLD	discrete	SAMPle[:IMMediate]	none
TIMer	discrete	Uses specified SAMPle:TIMer <interval> as sample rate</interval>	none
TTLT0-7	discrete	VXIbus TTL trigger lines	none
EXTernal	discrete	"Sample" pin on D-sub connector	none

Comments

Sample Slopes and Periods: A rising or falling edge for the sample slope can be specified if the source is set to EXTernal (see SAMPle:SLOPe). A sampling period can be specified if the sample source is set to TIMer (see SAMPle:TIMer).

Slave Mode: TRIG:MODE SLAVe<*n*> forces the sample source to be the appropriate TTL trigger line. Attempts to change the sample source while TRIG:MODE is SLAVe<*n*> will result in a settings conflict error message.

Executable when initiated: NO

Coupled command: YES. TRIG:MODE SLAVe<n> forces a specified TTL trigger line to the sample source. A settings conflict occurs if you attempt to change this dedicated line with SAMPle:SOURce. TTL sources may conflict with the output subsystem. Specifying a TTL source will force the output to be disabled. See the OUTPut subsystem.

Reset (*RST) condition: TIMer source with 0.0000013 second sampling interval per reading.

SAMPle:SOURce?

SAMPle:SOURce? queries the present source setting for the sample signal. The returned string is HOLD, TIMer, TTLT0-7 or EXT.

SAMPle:TiMer <interval> | MIN | MAX sets the time interval for each sample event when the sample source is TIMer. Measurements are made on the input signal at this rate. This interval is common to all channels for sample source TIMer.

Parameters

Name	Туре	Range of Values	Default Value
interval	numeric	1.25E-6 to 0.8 (in multiples of the reference oscillator period*. Default TIMer period is 1.3E-6 seconds)	1.3E-6 seconds

^{*} See SENSe:ROSC:EXT:FREQ < freq>

Comments

Using the Sample Interval: The sample interval specified by the *period* parameter must be a multiple of the reference oscillator period. The specified time, if not a correct multiple of the reference oscillator period, will be rounded to the nearest value that can be attained. SAMPle: SOURce INTernal, if not a correct multiple of 1E-7, will be rounded to the nearest value that can be attained by the internal clock.

NOTE

The maximum sample rate with the internal 10 MHz reference oscillator is 1/1.3 psec = 769.23 kSamples/s, since the 10 MHz clock resolution is 0.1 psec and an integer number of clock tics that gives ≥1.25 psec must be used. An external reference oscillator with a frequency that is a multiple of 800 MHz must be used to obtain the 800 KSamples/s maximum sample rate.

Executable when initiated: NO

Coupled command: YES. The value is changed to the nearest possible

value if an external reference is specified.

Reset (*RST) condition: $0.0000013 (1.3 \mu s)$

SAMPle:TIMer?

SAMPle:TIMer? [MIN | MAX] queries the sample interval when the sample source is TIMer.

[SENSe:]

The SENSe command subsystem is used to change low-level parameters such as voltage range, sweep and sweep offset points and to set the reference oscillator source and frequency. It is also used to obtain measurement data from the module.

Subsystem Syntax [SENSe:]

DATA? <rdgs_per_channel>[,channel_list]

DATA:ALL? <rdgs_per_channel>

DATA:COUNt?

DATA:CVTable? [channel_list]

ROSCillator:EXTernal:FREQuency < freq>I

ROSCillator: EXTernal: FREQuency?

ROSCillator:SOURce INTernal | EXTernal

ROSCillator:SOURce?

SWEep:OFFSet:POINts < neg_value> | MIN | MAX

SWEep:OFFSet:POINts? MIN | MAX

SWEep:POINts < neg_value> | MIN | MAX

SWEep:POINts? MIN | MAX

VOLTage[<channel>][:DC]:RANGe <range> | MIN | MAX

VOLTage[<channel>][:DC]:RANGe? VOLTage[<channel>][:DC]:RESolution?

[SENSe:]DATA?

[SENSe:]DATA? < rdgs_per_channel>[,channel_list] returns voltage formatted data from all channels (default) or only from the specified channel list. <channel_list> has the form (@1) or (@2), (@1,2), (@1:4) or (@1,2,3,4). For specific channels, but not all, the format is (@1,3,4).

Parameters

Name	Туре	Range of Values	Default Value
rdgs_per_ channel	numeric	1 to MAX samples depends on size of RAM on module (see SAMPle:COUNt)	none
channel_list	numeric	1-2 (VT1563A) 1-4 (VT1564A)	N/A

Comments

Readings Returned in Interleaved Configuration: The readings are returned in an array in an interleaved configuration. That is, the array contains the first reading from each specified channel followed by the second reading from each specified channel. The readings are in channel number order starting with the lowest to highest specified channel in the channel list. For example, the channel list (@2,1) returns Channel 1 readings followed by Channel 2 readings and returns the same as channel list (@1,2).

NOTE

Measurement data on channels not in the specified channel list are discarded by this command and is not recoverable. This command can read the data from a measurement only once. It is a destructive read and the data cannot be retrieved a second time.

Number of Readings Returned: The number of readings this command will return for each channel is determined by the number of samples set by SAMPle:COUNt. The total number of readings returned is the number of samples times the number of specified channels. If a measurement is aborted with the ABORt command, there may be less readings available than indicated by (samples x channels). For ABORted measurements, use DATA:COUNt? to determine how many readings are available.

Overloads and Deadlocks: A full scale reading may actually be an overload. A deadlock can occur when trigger events are set to BUS or HOLD because a software trigger could not break in after this command is sent.

PACKed Data Format: Data are returned as raw data (16-bit integers) when the data format is set to PACKed (see FORMat[:DATA] PACKed). To convert the raw readings to voltages, use voltage = reading * range/32768 or use voltage = reading * resolution (use [SENSe:]VOLTage[:DC]: RESolution? to obtain the resolution value).

REAL Data Format: Data are returned as real numbers when the data format is set to REAL (see FORMat[:DATA] REAL). The data is returned in voltage units and no scaling conversion is required as with the PACKed format. Readings are in an interleaved configuration.

IEEE-488.2 Headers: Both PACKed and REAL formats return data preceded by the IEEE-488.2 definite length arbitrary block header. The header is # <num digits> <num bytes>, where

- # signifies a block transfer
- <num_digits> is a single digit (1 through 9) which specifies how many digits (ASCII characters) are in <num bytes>
- <num_bytes> is the number of data bytes which immediately follow the <num_bytes> field.

Executable when initiated: YES

Coupled command: NO Reset (*RST) condition: none

[SENSe:]DATA:ALL? < rdgs_per_channel> returns voltage formatted data from each active channel.

Parameters

Name	Туре	Range of Values	Default Value
rdgs_per_ channel	numeric	1 to 32M* (VT1563A) 1 to 16M* (VT1564A)	none

^{*(}memory size in bytes)/(nbr of channels * 2) = 128M/4 or 128M/8 (MAX)

Comments

Readings Returned: The readings are returned in an array in an interleaved configuration. That is, the array contains the first reading from Channel 1, Channel 2, etc. This is followed by the second reading from Channel 1, Channel 2, etc.

NOTE

This command can read the data from a measurement only once. It is a destructive read and the data cannot be retrieved a second time.

Number of Readings Returned: The number of readings this command will return for each channel is determined by the number of samples set by SAMPle:COUNt. The total number of readings returned is the number of samples times the number of channels. If a measurement is aborted with ABORt, there may be less readings available than indicated by (samples x channels). For ABORted measurements, use DATA:COUNt? to determine how many readings are available.

Overloads and Deadlocks: A full scale reading may actually be an overload. A deadlock can occur when trigger events are set to BUS or HOLD because a software trigger could not break in after this command is sent.

PACKed Format Data: Data are returned as raw data (16-bit integers) when the data format is set to PACKed (see the FORMat[:DATA] PACKed command). To convert the raw readings to voltages, use voltage = reading * range/32768 or voltage = reading * resolution (use [SENSe:]VOLTage [:DC]:RESolution? to obtain the resolution value).

REAL Format Data: Data are returned as real numbers when the data format is set to REAL (see FORMat[:DATA] REAL). The data are returned in voltage units and no scaling conversion is required as with the PACKed format. Readings are in an interleaved configuration.

IEEE-488.2 Headers: Both PACKed and REAL formats return data preceded by the IEEE-488.2 definite length arbitrary block header. The header is # <num_digits> <num_bytes>, where

- # signifies a block transfer
- <num_digits> is a single digit (1 through 9) which specifies how many digits (ASCII characters) are in <num_bytes>
- <num_bytes> is the number of data bytes which immediately follow the <num_bytes> field

Executable when initiated: YES Coupled command: NO Reset (*RST) condition: none

[SENSe:]DATA:COUNt?

[SENSe:]DATA:COUNt? returns the number of readings available to be read by the DATA? command per channel. This is useful for determining the amount of data taken in an aborted measurement. The data count from a completed measurement is equal to the sample count set by SAMPle:COUNt.

[SENSe:]DATA:CVTable?

[SENSe:]DATA:CVTable? (@channel_list) returns the most recent reading taken from each specified channel. The last reading (Current Value) from each channel is returned in channel number order starting with the first one in the list.

Parameters

Name	Туре	Range of Values	Default Value
channel_list	numeric	1-2 (VT1563A) 1-4 (VT1564A)	N/A

Comments

Addressing Channels: channel_list has the form (@1) or (@2), (@1,2), (@1:4) or (@1,2,3,4). For specific channels, but not all, the format is (@1,3,4). If you do not specify channels in ascending order, such as (@2,1) or (@3,4,2), they are rearranged as 1,2 or 2,3,4 respectively.

PACKed Format Data: Data are returned as raw data (16-bit integers) when the data format is set to PACKed (see the FORMat[:DATA] PACKed command). To convert the raw readings to voltages, use voltage = reading * range/32768 or voltage = reading * resolution (use [SENSe:]VOLTage [:DC]:RESolution? to obtain the resolution value).

REAL Format Data: Data are returned as real numbers when the data format is set to REAL (see FORMat[:DATA] REAL). The data are returned in voltage units and no scaling conversion is required as with the PACKed format. Readings are in an interleaved configuration.

IEEE-488.2 Headers: Both PACKed and REAL formats return data preceded by the IEEE-488.2 definite length arbitrary block header. The header is # <num_digits> <num_bytes>, where

- # signifies a block transfer
- <num_digits> is a single digit (1 through 9) which specifies how many digits (ASCII characters) are in < num_bytes>
- <num_bytes> is the number of data bytes which immediately follow the < num bytes> field

[SENSe:]ROSCillator:EXTernal:FREQuency

[SENSe:]ROSCillator:EXTernal:FREQuency < freq> specifies the externally supplied timebase frequency. This command is not required unless ROSCillator:SOURce is EXTernal. The default timebase is the INTernal timebase.

Parameters

Name	Туре	Range of Values	Default Value
freq	numeric	9.9E3 Hz to 30E6 Hz	N/A

Comments

Sample Periods: The frequency parameter value is used to calculate sample periods when the sample source is set to TIMer. The sample period must be at least 1.250E-6 seconds (800 kHz), and must be an integral multiple of the timebase period 1.0E-7 seconds when the timebase source is INTernal). Period values will be rounded to the nearest period the instrument can obtain.

Executable when initiated: NO

Coupled command: NO

Reset (*RST) Condition: frequency = 10.0 MHz


[SENSe:]ROSCillator:EXTernal:FREQuency?

[SENSe:]ROSCillator:EXTernal:FREQuency? queries the external frequency.

[SENSe:]ROSCillator:SOURCe

[SENSe:]ROSCillator:SOURce INTernal | EXTernal specifies the timebase source. The default timebase is the INTernal timebase which uses the VXI CLK10, 10 MHz reference. The EXTernal input is the TTL "Time Base" input pin on the front panel External Trigger Input (D-subminiature connector) (right pin column, bottom pin).

VT1563A VT1564A
Time Base" input - bottom right pin)



NOTE

The EXTernal source requires you also send ROSC:EXT:FREQ <freq> to specify the frequency of the external timebase.

Comments

Timebase Reference: The timebase reference set by SAMPle:TIMer <*interval>* is used when the sample source is TIMer (SAMPle:SOURce TIMer).

Executable when initiated: NO

Coupled command: YES. The SAMPle:TIMer *<interval>* is set to a period or interval nearest the old value when source is changed from EXTernal to INTernal or vice-versa.

Reset (*RST) Condition: INTernal source, freq = 10.0 MHz

[SENSe:]ROSCillator:SOURce?

[SENSe:]ROSCillator:SOURce? queries to determine the timebase source. Returns either INTernal or EXTernal.

[SENSe:]SWEep:OFFSet:POINts

[SENSe:]SWEep:OFFSet:POINts < count> | MIN | MAX sets the number of sweep offset points. < count > must be a negative number.

Comments

This command is the same as SAMPle:PRETrigger:COUNt, except the sign on < count> is negative here, whereas it is positive for pretrigger count and is included for SCPI compatibility.

[SENSe:]SWEep:OFFSet:POINts?

[SENSe:]SWEep:OFFSet:POINts? [MIN | MAX] returns the sweep offset points.

[SENSe:]SWEep:POINts

[SENSe:]SWEep:POINts < count | MIN | MAX sets the number of sweep points. The number of points set is common to all channels. You cannot have two different channels with different a sweep point count.

Parameters

Name	Туре	Range of Values	Default Value
<count></count>	numeric	1 to 32M* (VT1563A) 1 to 16M* (VT1564A)	N/A

^{*(}memory size in bytes)/number of channels * 2) = 128M/4 or 128M/8 (MAX)

Comments

This command is the same as SAMPle:COUNt and is included for SCPI compatibility.

[SENSe:]SWEep:POINts?

[SENSe:]SWEep:POINts? [MIN | MAX] returns the sweep points.

[SENSe:]VOLTage[<channel>][:DC]:RANGe

[SENSe:]VOLTage[<channel>][:DC]:RANGe <range> changes the range on the specified channel. There are seven different ranges. If the range specified falls between two of the instrument's ranges, the range is set to the next higher range setting. The command defaults to Channel 1 if no channel is specified.

Comments Crossover Points: Crossover points for range changes are:

Voltage Range	Resolution
0.0625	0.000007629
0.2500	0.000030518
1.0000	0.000122070
4.0000	0.000488281
16.0000	0.007812500
64.0000	0.007812500
256.0000	0.03125

Comments Executable when initiated: NO

Coupled command: YES: TRIGger:LEVel may be affected if one of the levels is the trigger event on the channel that had the range change. The level set for CALCulate:LIMit:LOWer (and :UPPer) will be modified to be the same percent of full range. This will generate a different voltage value for the limit level.

Reset (*RST) Condition: Range is set to 256 for all channels

[SENSe:]VOLTage[<channel>][:DC]:RANGe?

[SENSe:]VOLTage[<channel>][:DC]:RANGe? queries the specified channel for its present range setting. The command defaults to Channel 1 if no channel is specified.

[SENSe:]VOLTage[<channel>][:DC]:RESolution?

[SENSe:]VOLTage[<channel>][:DC]:RESolution? queries the specified channel for its present resolution setting. Resolution versus range setting is shown in the VOLTage[:DC]:RANGe command. The command defaults to Channel 1 if no channel is specified.

The STATus subsystem reports the bit values of the Operation Data/Signal Register and Questionable Data/Signal Register. It also allows you to unmask the bits you want reported from the Standard Event Register and to read the summary bits from the Status Byte Register.

The Operation Data/Signal Register and Questionable Data/Signal Register groups consist of a condition register, an event register and an enable register. STATus:OPERation and STATus:QUEStionable control and query these registers.

Subsystem Syntax

STATus

:OPERation:CONDition?

:OPERation:ENABle < unmask>

:OPERation:ENABle?

:OPERation[:EVENt]?

:PRESet

:QUEStionable:CONDition?

:QUEStionable:ENABle < unmask>

:QUEStionable:ENABle?

:QUEStionable[:EVENt]?


Status System Registers

The STATus system contains seven registers, four of which are under IEEE 488.2 control: the Standard Event Status Register (*ESR?), the Standard Event Enable Register (*ESE and *ESE?), the Status Byte Register (*STB?) and the Service Request Enable Register (*SRE and *SRE?).

QUEStionable Status Register

The QUEStionable Status register indicates failures as described in the following table. Limit failures occur at the sample rate so the condition register bits change rapidly and cannot be read until the measurement completes. You should read the EVENt register which latches the CONDition register once a measurement cycle to see if a limit failure occurred. You will then need to determine which reading failed by printing the reading number and the measurement value.

Bit #	Description
0	VOLTage overload
8	CALibration failure
9	Channel 1 limit failure
10	Channel 2 limit failure
11	Channel 3 limit failure
12	Channel 4 limit failure



OPERation Status Register

The OPERation Status register indicates operational status as follows:

Bit #	Description		
0	CAL:STATe ON (calibration in progress)		
5	waiting for trigger		
8	pretrigger count is met		
9	measurement complete		

Status Byte Register

The OPR Operational Status bit, RQS Request for Service bit, ESB Standard Event Status Summary bit, MAV Message Available Summary bit and QUE QUEStionable Status Summary bit in the Status Byte Register (bits 7, 6, 5, 4 and 3 respectively) can be gueried with *STB?, but will be executed when previous commands are finished.

NOTE

Using Agilent VISA, you can query the value of the status byte without going through the digitizer's command parser by using the viReadSTB function call. The OPR bit is the summary bit for the OPERation Status Register. The QUE bit is the summary bit for the QUEStionable Status Register.

Standard Event Status Register

Use *ESE? to query the "unmask" value for the Standard Event Status Register (bits you want logically ORed into the summary bit). Query using decimal-weighted bit values.

STATus: OPERation: CONDition?

STATus: OPERation: CONDition? returns a decimal-weighted number representing the bits set in the OPERation Status Condition Register.

STATus: OPERation: ENABle

STATus:OPERation:ENABle < unmask> enables (unmasks) bits in the OPERration Status Enable Register to be reported to the summary bit (setting Status Byte Register bit 7 true). The event register bits are not reported in the Status Byte Register unless specifically enabled.

STATus: OPERation: ENABle?

STATus: OPERation: ENABle? returns a decimal-weighted number representing the bits enabled in the OPERation Status Enable Register signifying which bit(s) will set OPR (bit 7) in the Status Byte Register.

STATus:OPERation[:EVENt]?

STATus:OPERation[:EVENt]? returns a decimal-weighted number representing the bits set in the OPERation Status Event Register. This command clears all bits in the Event Register when executed.

STATus:PRESet

STATus:PRESet affects only the OPERation Status Enable Register and the QUEStionable Status Enable Register by setting all Enable Register bits to 0. It does not affect the Status Byte Register or the Standard Event Status Register. STATus:PRESet does not clear any of the Event Registers.

STATus: QUEStionable: CONDition?

STATus:QUEStionable:CONDition? returns a decimal-weighted number representing the bits set in the QUEStionable Status Condition Register.

STATus: QUEStionable: ENABle

STATus:QUEStionable:ENABle *<unmask>* enables (unmasks) bits in the QUEStionable Status Enable Register to be reported to the summary bit (setting Status Byte Register bit 3 true). The Event Register bits are not reported in the Status Byte Register unless specifically enabled.

STATus: QUEStionable: ENABle?

STATus:QUEStionable:ENABle? returns a decimal-weighted number representing the bits enabled in the QUEStionable Status Enable Register signifying which bits will set QUE (bit 3) in the Status Byte Register.

STATus:QUEStionable[:EVENt]?

STATus:QUEStionable[:EVENt]? returns a decimal-weighted number representing the bits set in the QUEStionable Status Event Register. This command clears all bits in the Event Register when executed.

SYSTem

The SYSTem command subsystem returns error numbers and their associated messages from the error queue. You can also query the SCPI version for this instrument.

Subsystem Syntax

SYSTem :ERRor? :VERSion?

SYSTem: ERRor?

SYSTem: ERRor? returns the error numbers and corresponding error messages in the error queue. See Appendix C for a listing of the error numbers, messages and descriptions.

Comments

Error Queue Operation: When an error is generated by the digitizer, it stores an error number and corresponding message in the error queue. One error is removed from the error queue each time SYSTem:ERRor? is executed.

FIFO Error Clearing: The errors are cleared in a first-in, first-out order. If several errors are waiting in the queue, each SYSTem:ERRor? query returns the oldest (not the most recent) error. That error is then removed from the queue. When the error queue is empty, subsequent SYSTem: ERRor? queries return +0,"No error". To clear all errors from the queue, execute *CLS.

Error Queue Capacity: The error queue has a maximum capacity of 20 errors. If the gueue overflows, the last error is replaced with -350, "Too many errors". No additional errors are accepted by the queue until space becomes available.

SYSTem: VERSion?

SYSTem: VERSion? returns the SCPI version number to which this instrument complies. The information returned is in the format "YYYY.R" where "YYYY" is the year and "R" is the revision number within that year.

TEST

The TEST command subsystem allows you to run a self-test and returns information about self-test errors and results from the *TST? command.

Subsystem Syntax

TEST

:ERRor? < test number>

:NUMBer? <test_number>,<cycles>

:TST[:RESults]?

TEST:ERRor?

TEST:ERRor? < test_number> returns a binary coded decimal (BCD) number and a string giving details about the error associated with the test number returned by the *TST? command or the array of errors returned by the TEST:TST[:RESults]? command. The string returns parameters of the test such as span, min, max and standard deviation.

Parameters

Name	Туре	Range of Values	Default Value
test_number	numeric	1 through 94	None

Comments

The *TST? command returns only the first test that failed. Use the TEST:TST[:RESults]? command for a complete list of all failures resulting from a *TST? command. The response may indicate, in detail, what caused the self-test error. See *Appendix C* for information on self-test errors.

TEST:NUMBer?

TEST:NUMBer? < test_number>,< cycles> allows you to cycle through a self-test a specified number of times instead of running the entire suite of self-tests as is performed with the *TST? command. This command returns the number of times the specified test failed out of the specified number of times the test was cycled. For example, send TEST:NUMB? 2,5 to cycle through test number "2" five times. A "5" is returned if all five test cycles fail.

Parameters

Name	Туре	Range of Values	Default Value
test_number	numeric	1 through 94	None
cycles	numeric	1 through 32767	None

Comments

Test Descriptions: This table summarizes the available self-tests for the digitizers.

test_number	Description		
1	General register read/write test		
2	Cal constant/flash ROM read test		
3	Channel 1: 62 mV range filter OFF, offset noise test		
4	Channel 2: 62 mV range filter OFF, offset noise test		
5*	Channel 3: 62 mV range filter OFF, offset noise test		
6*	Channel 4: 62 mV range filter OFF, offset noise test		
7	Channel 1: 62 mV range filter ON, offset noise test		
8	Channel 2: 62 mV range filter ON, offset noise test		
9*	Channel 3: 62 mV range filter ON, offset noise test		
10*	Channel 4: 62 mV range filter ON, offset noise test		
11	Channel 1: 0.25 V range filter OFF, offset noise test		
12	Channel 2: 0.25 V range filter OFF, offset noise test		
13*	Channel 3: 0.25 V range filter OFF, offset noise test		
14*	Channel 4: 0.25 V range filter OFF, offset noise test		
15	Channel 1: 0.25 V range filter ON, offset noise test		
16	Channel 2: 0.25 V range filter ON, offset noise test		
17*	Channel 3: 0.25 V range filter ON, offset noise test		
18*	Channel 4: 0.25 V range filter ON, offset noise test		
19	Channel 1: 1 V range filter OFF, offset noise test		
20	Channel 2: 1 V range filter OFF, offset noise test		
21*	Channel 3: 1 V range filter OFF, offset noise test		
22*	Channel 4: 1 V range filter OFF, offset noise test		
23	Channel 1: 1 V range filter ON, offset noise test		
24	Channel 2: 1 V range filter ON, offset noise test		
25*	Channel 3: 1 V range filter ON, offset noise test		
26*	Channel 4: 1 V range filter ON, offset noise test		
27	Channel 1: 4 V range filter OFF, offset noise test		
28	Channel 2: 4 V range filter OFF, offset noise test		
29*	Channel 3: 4 V range filter OFF, offset noise test		
30*	Channel 4: 4 V range filter OFF, offset noise test		
31	Channel 1: 4 V range filter ON, offset noise test		

test_number	Description		
32	Channel 2: 4 V range filter ON, offset noise test		
33*	Channel 3: 4 V range filter ON, offset noise test		
34*	Channel 4: 4 V range filter ON, offset noise test		
35	Channel 1: 16 V range filter OFF, offset noise test		
36	Channel 2: 16 V range filter OFF, offset noise test		
37*	Channel 3: 16 V range filter OFF, offset noise test		
38*	Channel 4: 16 V range filter OFF, offset noise test		
39	Channel 1: 16 V range filter ON, offset noise test		
40	Channel 2: 16 V range filter ON, offset noise test		
41*	Channel 3: 16 V range filter ON, offset noise test		
42*	Channel 4: 16 V range filter ON, offset noise test		
43	Channel 1: 64 V range filter OFF, offset noise test		
44	Channel 2: 64 V range filter OFF, offset noise test		
45*	Channel 3: 64 V range filter OFF, offset noise test		
46*	Channel 4: 64 V range filter OFF, offset noise test		
47	Channel 1: 64 V range filter ON, offset noise test		
48	Channel 2: 64 V range filter ON, offset noise test		
49*	Channel 3: 64 V range filter ON, offset noise test		
50*	Channel 4: 64 V range filter ON, offset noise test		
51	Channel 1: 256 V range filter OFF, offset noise test		
52	Channel 2: 256 V range filter OFF, offset noise test		
53*	Channel 3: 256 V range filter OFF, offset noise test		
54*	Channel 4: 256 V range filter OFF, offset noise test		
55	Channel 1: 256 V range filter ON, offset noise test		
56	Channel 2: 256 V range filter ON, offset noise test		
57*	Channel 3: 256 V range filter ON, offset noise test		
58*	Channel 4: 256 V range filter ON, offset noise test		
59*	Channel 1: Offset DAC test		
60*	Channel 2: Offset DAC test		
61*	Channel 3: Offset DAC test		
62*	Channel 4: Offset DAC test		
63*	Channel 1: Gain DAC test		
64*	Channel 2: Gain DAC test		

test_number	Description		
65*	Channel 3: Gain DAC test		
66*	Channel 4: Gain DAC test		
67*	Channel 1: 62 mV uncalibrated gain		
68*	Channel 2: 62 mV uncalibrated gain		
69*	Channel 3: 62 mV uncalibrated gain		
70*	Channel 4: 62 mV uncalibrated gain		
71*	Channel 1: 0.25 V uncalibrated gain		
72*	Channel 2: 0.25 V uncalibrated gain		
73*	Channel 3: 0.25 V uncalibrated gain		
74*	Channel 4: 0.25 V uncalibrated gain		
75*	Channel 1: 1 V uncalibrated gain		
76*	Channel 2: 1 V uncalibrated gain		
77*	Channel 3: 1 V uncalibrated gain		
78*	Channel 4: 1 V uncalibrated gain		
79*	Channel 1: 4 V uncalibrated gain		
80*	Channel 2: 4 V uncalibrated gain		
81*	Channel 3: 4 V uncalibrated gain		
82*	Channel 4: 4 V uncalibrated gain		
83*	Channel 1: 16 V uncalibrated gain		
84*	Channel 2: 16 V uncalibrated gain		
85*	Channel 3: 16 V uncalibrated gain		
86*	Channel 4: 16 V uncalibrated gain		
87*	Channel 1: 64 V uncalibrated gain		
88*	Channel 2: 64 V uncalibrated gain		
89*	Channel 3: 64 V uncalibrated gain		
90*	Channel 4: 64 V uncalibrated gain		
91*	Channel 1: 256 V uncalibrated gain		
92*	Channel 2: 256 V uncalibrated gain		
93*	Channel 3: 256 V uncalibrated gain		
94*	Channel 4: 256 V uncalibrated gain		

^{*}Test requires a VT1564A 4-Channel Digitizer

Self-Test Error Definitions: A failed self-test will return a number other than zero. The binary value of that number defines the failure mode. More than one failure mode may result from one self-test. The failure modes are defined in the following sections for each type of self-test. Bits and their weighting are:

bit #	7	6	5	4	3	2	1	0
weight	128	64	32	16	8	4	2	1

Offset Noise Test (self-test numbers 3 - 58)

BCD weight	Failure mode	
1	Span is zero	
2	Span is too large	
4	Mean is too low	
8	Mean is too high	
16	Standard deviation is too large	

Offset DAC Test (self-test numbers 59-62) (VT1564A 4-Channel Digitizer)

BCD weight	Failure mode		
1	DAC measurement is noisy		
2	Measured data span is too small		
4	Lower end point to upper end point span is too small		
8	Lower end point to upper end point span is too large		
16	Offset DAC span does not include 0		
32	Bit weight is out of limits; the offending bit is in B15-B8.		

Gain DAC Test (self-test numbers 63-66) (VT1564A 4-Channel Digitizer)

BCD weight	Failure mode		
1	DAC measurement is noisy		
2	Measured data span is too small		
4	Lower end point to upper end point span is too small		
8	Lower end point to upper end point span is too large		
16	Gain DAC span does not include 0		
32	Bit weight is out of limits; the offending bit is in B15-B8.		
64	Gain DAC nominal setting is out of limits.		

Uncalibrated Gain Test (self-test numbers 67-94)(VT1564A Digitizer)

BCD weight	Failure mode		
1	The max-to-min span is 0.0.		
2	Gain span is too large.		
4	Gain mean is too low.		
8	Gain mean is too high.		
16	Gain standard deviation is too large.		
32	Gain is out of limits.		

TEST:TST[:RESults]?

TEST:TST[:RESults]? returns an array of integers that result from the self-test command *TST?. A response of "0" indicates there is no error. Use TEST:ERR? < test_number> to retrieve details about the failed test number(s) returned by TEST:TST:RESults?.

TRIGger

The TRIGger command subsystem controls the behavior of the trigger system.

Subsystem Syntax

TRIGger [:IMMediate]

:LEVel <channel> <level> | MIN | MAX

:LEVel < channel>?

:MODE NORMal | MASTer0,2,4,6 | SLAVe0,2,4,6

:MODE?

:SLOPe[<n>] POS | 1 | NEG | 0

:SLOPe[<*n*>]?

:SOURce[<n>] OFF | BUS | EXT | HOLD | IMMediate |

INTernal1-4 | TTLT0-7

:SOURce[<*n*>]?

TRIGger[:IMMediate]

TRIGger[:IMMediate] causes the instrument to transition to the wait-for-sample state immediately, regardless of the trigger source selected.

Comments

Instrument Must be Initiated: The instrument must be initiated (INITiate command) and be in the wait-for-trigger state when TRIG:IMM is executed. A "Trigger ignored" error will be generated if the instrument has not been initiated prior to this command or if it is not in the wait-for-trigger state.

Executable when initiated: YES

Coupled command: NO

Reset (*RST) condition: None

TRIGger:LEVel

TRIGger:LEVel<*channel>*<*voltage>* | MIN | MAX sets the level on the specified channel that can be used for *internally* triggering the instrument. This command is valid only for TRIGger:SOURce INTernal1-4.

Parameters

Name	Туре	Range of Values	Default Value
voltage	numeric	see Comments	volts

Comments

Changing Ranges: The present range setting will determine the maximum and minimum values that can be entered without error. Changing range will keep the level at the same percentage of the new range. For example, if level is set to 2.0 on the 4 V range, the level is set to 8.0 if you change to the 16 V range (50% of full range).

Setting Levels: Changing ranges will change an existing level to the same percent of full scale on the new range. For example, if an 8.0 level is set on the 16 V range and the range is then changed to the 4 V range, the level attempts to change to 2.0 V (still 50%). However, for this range, this action causes an error message to be generated and the new level is set to the maximum or minimum the new range will support.

Trigger Slopes: TRIG:SLOPe specifies the direction of signal movement through which the level will trigger the digitizer. TRIG:SLOPe POSitive causes a trigger when the signal passes through the level and rises above the specified level. TRIG:SLOPe NEGative causes a trigger when the signal passes through the level and falls below the specified level.

Executable when initiated: NO

Coupled command: YES. Range setting

Reset (*RST) condition: 0.00 on all channels

TRIGger:LEVel?

TRIGger:LEVel<channel>? queries the value of the trigger level set on the specified channel.

TRIGger:MODE

TRIGger:MODE NORMal | MASTer<n> | SLAVe<n> sets the trigger mode. Master and Slave parameters set the modules for use in connecting more than one module together for simultaneous measurements from the same trigger and sample.

Parameters

Name	Туре	Range of Values	Default Value
<n></n>	numeric	0, 2, 4, 6	none

Comments

Master and Slave Operation: NORMal sets standard trigger operation and the specified trigger and sample sources are used. MASTer<n> and SLAVe<n> pairs a sample line and a trigger line which are then used for multiple unit synchronization. See Chapter 2 for more information, including diagrams.

		TTLT pairs to SLAVe modules	
MASTer MODE	SLAVe MODE	Sample line	Trigger line
MASTer0	SLAVe0	TTLT0	TTLT1
MASTer2	SLAVe2	TTLT2	TTLT3
MASTer4	SLAVe4	TTLT4	TTLT5
MASTer6	SLAVe6	TTLT6	TTLT7

Executable when initiated: YES

Coupled command: NO

Reset (*RST) condition: NORMal mode

TRIGger:MODE?

TRIGger: MODE? queries the trigger mode setting. Returns NORMal, MASTer or SLAVe.

TRIGger:SLOPe[<n>]

TRIGger:SLOPe[<*n*>] POS | 1 | NEG | 0 sets the active edge of the trigger signal that causes a measurement to be made.

Parameters

Name	Туре	Range of Values	Default Value
< <i>n</i> >	numeric	1 or 2	none

Comments

Trigger Source Must be INTernal or EXTernal: Trigger slope is active only when the trigger source is one of the four INTernal levels (TRIG:SOURce INT1-4) or when the EXTernal trigger source is specified (TRIG:SOURce EXTernal).

Two Trigger Sources: There are two trigger sources and you must designate which source you are setting the slope. Use n = 1 for the slope of trigger source number 1 and n = 2 for the slope of trigger source number 2. Trigger slope defaults to n = 1 if n > 1 if n > 1 is not designated.

Executable when initiated: YES

Coupled command: TRIG:SOURce INT1-4 and TRIG:SOURce EXTernal

Reset (*RST) condition: SLOPe1 = POSitive and SLOPe2 = POSitive

TRIGger:SLOPe[<n>]?

TRIGger:SLOPe[<n>]? queries the present setting for the slope of the trigger signal for the trigger source (1 or 2) specified. Trigger slope for source number 1 is returned if <*n*> is not designated. Trigger slope applies only for TRIG:LEVel when the trigger source is INTernal or EXTernal. The command returns "POS" or "NEG".

Parameters

Name	Туре	Range of Values	Default Value
< <i>n</i> >	numeric	1 or 2	none

TRIGger:SOURce[<n>]

TRIGger:SOURce[<n>] BUS | EXTernal | HOLD | IMMediate | INTernal1-4 | TTLT0-7 sets the source of the trigger for all channels or can disable the trigger source. The command defaults to trigger source number 1 if <*n*> is not designated.

Two trigger sources are allowed, TRIG:SOUR1 and TRIG:SOUR2, which are common to ALL channels on the VT1563A and VT1564A. SOUR1 is not associated only with Channel 1 and SOUR2 is not associated only with Channel 2.

Parameters

Name	Туре	Range of Values	Default Value
< <i>n</i> >	numeric	1 or 2	none

Comments

Must Use INITiate: TRIGger:SOURce only selects the trigger source. You must use INITiate to place the digitizer in the wait-for-trigger state.

TRIGger:SOURce EXT: TRIGger:SOURce EXT uses the External Trigger In Port "Trig" pin (on the D sub-miniature connector) as the trigger source. The digitizer triggers on the falling (negative-going) edge of a ± 5 V TTL input signal (maximum input is +5 V peak to the "Trig" pin).

TRIGger:IMMediate: TRIGger:IMMediate causes a trigger to occur immediately provided the digitizer is placed in the wait-for-trigger state using the INITiate command.

Using GET or *TRG: When a Group Execute Trigger (GET) bus command or *TRG common command is executed and the digitizer is not in the wait-for-trigger state, the "Trigger ignored" error is generated.

TRIGger:SOURce INTernal: TRIGger:SOURce INTernal1-2 (VT1563A) or TRIGger:SOURce:INTernal1-4 (VT1564A) triggers a reading when the level specified by TRIG:LEVel *<channel>* is met. The TRIG:SLOPe setting determines whether the trigger occurs when the signal rises above (POSitive) or falls below (NEGative) the specified level on that channel.

CALCulate Disabled: If TRIGger:SOURce INT<*n*> is set, CALCulate<*n*>:LIMit:LOWer[:STATe] or CALCulate<*n*>:LIMit:UPPer[:STATe] are disabled if they were enabled, where <*n*> represents the channel number used for the internal trigger source and the channel used for testing a limit. See *Chapter* 2 for information about how the internal trigger source is driven by the level signal.

Master/Slave Operation: TRIG:SOURce1 is set to the appropriate TTLT<n> line by TRIG:MODE MASTer | SLAVe. TRIG:SOURce1 cannot be changed unless the trigger mode is NORMal. Attempting to change TRIG:SOURce1 when mode is MASTer or SLAVe will cause a "settings conflict" error. TRIG:SOURce2 is not affected by TRIG:MODE MASTer | SLAVe operation.

Executable when initiated: No

Coupled command: Yes. TRIGger:LEVel, TRIGer:MODE, OUTPut:TTLT<n>:SOURce TRIG and CALC:LIMit:LOWer[:STATe] and CALC:LIMit:UPPer[:STATe]. Changes to TRIG:SOURce1 will cause a "settings conflict" error if TRIG:MODE is set to MASTer or SLAVe.

Reset (*RST) condition: TRIGger:SOURce1 IMMediate and TRIGger:SOURce2 HOLD

TRIGger:SOURce[<n>]?

TRIGger:SOURce[<*n***>**]? queries present setting for the specified trigger source (1 or 2). The command defaults to trigger source number 1 if <*n*> is not designated.

Parameters

Name	Туре	Range of Values	Default Value
< <i>n</i> >	numeric	1 or 2	none

Comments

Information Returned: This command returns one of the following responses indicating the trigger source setting: BUS, EXT, HOLD, IMM, INT, INT2, INT3, INT4, TTLTn (where n=0 to 7). Internal level trigger on Channel 1 is returned as INT versus INT1 (the "1" is implied). The internal level trigger for channels 2, 3 and 4 return INT2, INT3 and INT4, respectively.

IEEE 488.2 Common Commands Quick Reference

This table lists, by functional group, the IEEE 488.2 Common (*) Commands that can be executed by the VT1563A and VT1564A Digitizers. However, commands are listed alphabetically in the following reference. Examples are shown in the reference when the command has parameters or returns a non-trivial response. Otherwise, the command string is as shown in the table. For additional information, see IEEE Standard 488.2-1987.

Category	Command	Title	Description
System Data	*IDN	Identification	Returns the identification string of the Digitizer. Includes latest firmware version.
Internal Operations	*RST	Reset	Resets the Digitizer to: range: 256 V input state: ON input filter: OFF TTLT states: OFF data format: ASCii See Chapter 2 for the reset state.
Internal Operations	*TST	Self-Test	Returns "0" if self-test passes. Returns a non-zero value if self-test fails. Use SYST:ERR? to retrieve the error from the Digitizer. See <i>Appendix C</i> for a complete list of error numbers and their description.
Synchronization	*OPC *OPC? *WAI	Operation Complete Operation Complete Query Wait to Complete	Operation Complete Command Operation Complete Query Wait-to-Continue Command
Status & Event	*CLS *ESE <unmask> *ESE? *ESR? *SRE <unmask> *SRE? *STB?</unmask></unmask>	Clear Status Event Status Enable Event Status Enable Query Event Status Register Query Service Request Enable Service Request Query Read Status Byte Query	Clear Status Command Standard Event Status Enable Cmd Standard Event Status Enable Query Standard Event Status Register Query Service Request Enable Command Service Request Enable Query Read Status Byte Query
Bus Operation	*TRG	Bus Trigger	When the digitizer is in the wait-for-trigger state and the trigger source is TRIGger:SOURce BUS, use *TRG to trigger the digitizer.

*CLS clears the Standard Event Status Register, the OPERation Status Register, the QUEStionable Signal Register, and the Error Queue. This clears the corresponding summary bits (bits 3, 5 and 7) in the Status Byte Register. *CLS does not affect the enable unmasks of any of the Status Registers.

Comments Executable when initiated: No

Coupled command: No

Related Commands: STATus:PRESet

Reset (*RST) condition: None

*ESE and *ESE?

*ESE <unmask> enables (unmasks) one or more event bits of the Standard Event Status Register to be reported in bit 5 (the Standard Event Status Summary Bit) of the Status Byte Register. A 1 in a bit position enables the corresponding event and a 0 disables it. For example, *ESE 60 enables error events.

unmask is the sum of the decimal weights of the bits to be enabled allowing these bits to pass through to the summary bit ESB (bit 5 in the Status Byte Register). The query form returns the current enable unmask value.

Parameters

Name	Туре	Range of Values	Default Value
unmask	numeric	0 through 255	None

Comments Executable when initiated: Yes

Coupled command: No

Related Commands: *ESR?, *SRE, *STB?

Reset (*RST) condition: unaffected

Power-On condition: no events are enabled

*ESR? returns the value of the Standard Event Status Register. The register is then cleared (all bits 0).

Comments Executable when initiated: YES

Coupled command: NO

Reset (*RST) condition: none

Power-On condition: register is cleared

*IDN?

*IDN? returns identification information for the VT1563A and VT1564A Digitizers. The response consists of four fields:

HEWLETT-PACKARD, E1563A, 0, A.01.00 HEWLETT-PACKARD, E1564A, 0, A.01.00

Comments

Field Descriptions: The first two fields identify this instrument as model number E1563A or E1564A as originally manufactured by Hewlett-Packard. The third field is 0 since the serial number of the digitizer is unknown to the firmware. The last field indicates the revision level of the firmware. The revision level shown above is an example and the actual response you receive may be different than the example.

Executable when initiated: YES

Coupled command: NO

Reset (*RST) condition: none

Power-On condition: register is cleared

*OPC

*OPC causes the VT1563A and VT1564A Digitizers to wait for all pending operations to complete after which the Operation Complete bit (bit 0) in the Standard Event Status Register is set. *OPC suspends any other activity on the bus until the digitizer completes all commands sent to it prior to the *OPC command.

Comments

INIT vs. *OPC: The INIT command is considered complete when the measurement is started. *OPC will not suspend activity once INIT is processed and measurements start, but the instrument may not be finished taking all readings initiated.

Executable when initiated: YES

Coupled command: NO

Related commands: *OPC?, *WAI

Reset (*RST) condition: none

*OPC?

*OPC? causes the VT1563A and VT1564A Digitizers to wait for all pending operations to complete. A single ASCII "1" is then placed in the output queue.

Comments

INIT vs. OPC?: The INIT command is considered complete when the measurement is started. *OPC? will return "1" once INIT is processed and measurements start but the instrument may not be finished taking all readings initiated.

Executable when initiated: YES

Coupled command: NO

Related commands: *OPC?, *WAI

Reset (*RST) condition: none

*RST

*RST resets the VT1563A and VT1564A Digitizers as follows:

- Sets all commands to their *RST state
- Aborts a calibration (CAL:STATe ON)
- Resets the CAL:STATe to OFF
- Aborts all pending operations.

*RST does not affect:

- The output queue
- The Service Request and Standard Event Status Enable Registers
- The enable unmasks for the QUEStionable Status Registers
- Calibration data

Comments

Executable when initiated: Yes

Coupled command: No

Reset (*RST) condition: none

*SRE <unmask> specifies which bits of the Status Byte Register are enabled (unmasked) to generate an IEEE-488.1 service request. Event and summary bits are always set and cleared in the Status Byte Register regardless of the <unmask> value. A "1" in a bit position enables service request generation when the corresponding Status Byte Register bit is set and a "0" disables it. For example, *SRE 16 enables a service request on Message Available bit (bit 4).

unmask is the sum of the decimal weights of the bits to be enabled allowing these bits to pass through to the summary bit RQS (bit 6 in the Status Byte Register). *SRE? returns the current enable <unmask> value.

Parameters

Name	Туре	Range of Values	Default Value
unmask	numeric	0 through 255	None

Comments

Executable when initiated: YES

Coupled command: NO

Reset (*RST) condition: unaffected

Power-On condition: no bits are enabled

*STB?

*STB? returns the value of the Status Byte Register. The RQS bit (bit 6 in the Status Byte Register having decimal weight 64) is set if a service request is pending.

Comments

Executable when initiated: YES

Coupled command: NO

Related commands: *SRE

Reset (*RST) condition: none

*TST? causes the VT1563A and VT1564A Digitizers to execute an internal self-test and returns the number of the first failed test.

Comments

*TST? Responses: A zero response indicates the self-test passed. Any non-zero response indicates the test failed. Input the failed test number into the TEST:ERR? < number > command. The returned values from this command will be the result code and a string. See Appendix C for information on interpreting the result code and string.

Comments

Executable when initiated: NO

Coupled command: NO

Reset (*RST) condition: none

*WAI

*WAI causes the VT1563A and VT1564A Digitizers to wait for all pending operations to complete before executing any further commands.

Comments

*WAI Operation: *WAI will not wait for all measurements to complete when an INIT command is executed to start measurements. *WAI considers INIT finished once it is processed, although the instrument may still be taking measurements. In this case, the instrument will move on to the next command following *WAI while measurements are being taken.

Executable when initiated: YES

Coupled command: NO

Related commands: *OPC, *OPC?

Reset (*RST) condition: none

SCPI Commands Quick Reference

This table summarizes SCPI commands for the VT1563A and VT1564A Digitizers.

Command	Description
ABORt	Stops any measurement in progress and puts instrument in the idle state
CALCulate[<channel>] :LIMit:FAIL? :LIMit:LOWer[:STATe] ON 1 OFF 0 :LIMit:LOWer[:STATe]? :LIMit:LOWer:DATA < value> MIN MAX :LIMit:LOWer:DATA? [MIN MAX] :LIMit:UPPer[:STATe] ON 1 OFF 0 :LIMit:UPPer[:STATe]? :LIMit:UPPer:DATA < value> MIN MAX :LIMit:UPPer:DATA < [MIN MAX]</channel>	Defaults to Channel 1 if none specified Checks for a limit failure Enable lower limit checking Query lower limit checking Set lower limit value Query lower limit value Enable upper limit checking Query upper limit checking Set upper limit checking Set upper limit value Query
CALibrate :DAC:VOLTage < voltage> MIN MAX :DAC:VOLTage? MIN MAX :DATA? :GAIN[< channel>] [< readings>][,< rate>][,ON 1 OFF 0] :SOURce INTernal EXTernal :SOURce? :STATE ON 1 OFF 0 :STATE? :STORe :VALue < voltage> :VALue < voltage> :VALue? :ZERO[< channel>] [< readings>][,< rate>] :ZERO[< channel>]:ALL? [< readings>][,< rate>]	Calibration commands (VT1564A only) sets internal cal source Query internal cal source Returns calibration constants Perform gain cal using :VAL <voltage> Set calibration source (INT on VT1564A only) Query calibration source Enable/disable ability to calibrate Query calibration state Store cal constants in NV memory Tell digitizer what cal value is input Query cal value Perform zero cal on current range Perform zero cal on all ranges and return zero cal status response</voltage>
DIAGnostic :DAC:OFFSet[<channel>] <voltage> :DAC:OFFSet[<channel>]:RAMP <count> :DAC:GAIN[<channel>] <value> :DAC:SOURce <voltage> :DAC:SOURce:RAMP <count> :INTerrupt:LINE 0 1 2 3 4 5 6 7 :INTerrupt:LINE? :MEMory:SIZE <size> :MEMory:SIZE? :PEEK? <reg_num> :POKE <reg_num>,<data> :SHORt[<channel>] ON 1 OFF 0 :SHORt[<channel>]? :STATus?</channel></channel></data></reg_num></reg_num></size></count></voltage></value></channel></count></channel></voltage></channel>	Troubleshooting commands Set offset voltage for the DAC Output offset ramp from the DAC Set DAC gain as specified Output specified DAC voltage Output ramp from the DAC Sets the interrupt line used ("0" =none) Query interrupt line used Sets new value when you upsize RAM Query memory size Query contents of a register Write data to a register Connect internal short to the channel Query if internal short connected Query interrupt sources register status
FORMat [:DATA] ASCii PACKed REAL [:DATA]?	Format commands Set data format Query data format

Command	Description
INITiate [:IMMediate] :CONTinuous ON 1 OFF 0 :CONTinuous?	Initiate a measurement now Initiate measurements continuously Query continuous state
INPut[<channel>] :FILTer[:LPASs]:FREQ 1.5K 6K 25K 100K (4-chan) :FILTer[:LPASs]:FREQ? :FILTer[:LPASs][:STATe] ON 1 OFF 0 :FILTer[:LPASs][:STATe]? [:STATe] ON 1 OFF 0 [:STATe]?</channel>	Set the input filter and enable/disable input VT1564A only. VT1563A has fixed 25K. Query filter frequency Enable/disable channel's filter Query filter state Enable/disable channel's input Query channel input state
OUTPut :TTLT <n>:SOURce TRIGger SAMPle BOTH :TTLT<n>:SOURce? :TTLT<n>[:STATe] ON 1 OFF 0 :TTLT<n>[:STATe]?</n></n></n></n>	Define trigger lines to output trigger and/or sample Query source Enable/disable the specified output Query specified output
SAMPle [:STARt :SEQuence[1]] :COUNt < count> MIN MAX :COUNt? [MIN MAX] [:IMMediate] :PRETrigger:COUNt < count> MIN MAX :PRETrigger:COUNt? [MIN MAX] :SLOPe POS 1 NEG 0 :SLOPe? :SOURce HOLD TIMer TTLT0-7 EXT :SOURce? :TIMer < interval> MIN MAX :TIMer? [MIN MAX]	Set the number of samples to take Query number of samples set Take a sample now Set the number of pretrigger samples Query number of pretrigger samples Set the sample signal slope Query the sample signal slope Set the sample source Query the sample source Set sampling interval for source TIMer Query sampling interval
[SENSe:] DATA? < Rdgs_per_channel>[, < channel_list>] DATA:ALL? < Rdgs_per_channel> DATA:COUNt? [MIN MAX] DATA:CVTable? < channel_list> ROSCillator:EXTernal:FREQuency < freq> ROSCillator:EXTernal:FREQuency? ROSCillator:SOURce INTernal EXTernal ROSCillator:SOURce? SWEep:POINts < neg_value> MIN MAX SWEep:POINts? [MIN MAX] SWEep:OFFSet:POINts < neg_value> MIN MAX SWEep:OFFSet:POINts? [MIN MAX] VOLTage[< channel>][:DC]:RANGe < range> MIN MAX VOLTage[< channel>][:DC]:RANGe? [MIN MAX]	Read data from list of channels Read data from all channels Query available readings per channel Query last reading taken from channel Declare external source's frequency Query external source's frequency Set reference oscillator source Query reference oscillator source Set number of sweep points Query number of sweep points Set number of sweep offset points Query number of sweep offset points Set channel's voltage range Query channel's resolution

Command	Description
STATus :OPERation:CONDition? :OPERation[:EVENt]? :OPERation:ENABle < unmask> :OPERation:ENABle? :PRESet :QUEStionable:CONDition? :QUEStionable[:EVENt]? :QUEStionableENABle < unmask> :QUEStionable:ENABle?	Read OPER:CONDition register Read OPER:EVENt register Unmask operation register bits Read OPER:ENABle register PRESet the status registers Read OPER:CONDition register Read OPER:EVENt register Unmask questionable register bits Read OPER:EVENt register
SYSTem :ERRor? :VERSion?	Read system errors from error queue Query system version
TEST :ERRor? :NUMBer? < test_number> :TST[:RESults]?	Return details about self-test errors Run a specified self-test Return results of the *TST command
TRIGger [:STARt :SEQuence[1]] [:IMMediate] :LEVel <channel> <voltage> MIN MAX :LEVel<channel>? [MIN MAX] :MODE NORMal MASTer SLAVe :MODE? :SLOPe<n> POS 1 NEG 0 :SLOPe<n>? :SOURce<n> OFF BUS EXT HOLD IMMediate INTernal1-4 TTLT0-7 :SOURce<n>?</n></n></n></n></channel></voltage></channel>	Trigger now Set trigger level for internal trigger Query trigger level for internal trigger Set trigger mode Query trigger mode Set slope of trigger signal Query trigger signal slope Set source of trigger signal Query source of trigger signal

Notes:			

Appendix A **Digitizers Specifications**

General	
Number of channels: VT1563A: 2 channels VT1564A: 4 channels	Selectable input filters (2-pole Bessel): VT1563A (per channel): 25 kHz VT1564A (per channel): 1.5 kHz, 6 kHz, 25 kHz, 100 kHz
Timing: Bandwidth:>400 kHz for all ranges Resolution: 14 bits (including sign) Sample rates: 1 Samples/s to 800 kSamples/s Integral Non-linearity (all ranges): 2.5 LSB Built-in DSP: No Alias protection: Oversample Time base resolution: 0.1 μs Low-frequency CMRR: 113 dB Input Impedance: 0.0625 V, 0.250 V, 1.0 V, and 4.0 V ranges: 5 MΩ 16.0 V, 64.0 V, and 256.0 V ranges : 1 MΩ	Memory/Triggering: Trigger: Time and Event Pre-trigger capture: Yes Memory: 4 MB to 128 MB PC SIMM FIFO memory Minimum External Trigger Pulse Width: ~ 20 ns External Sample Latency: 100 nsec (due to optocoupler) External Trigger Latency: ±0.5 x Sample Interval Minimum Ext Sample Clock Pulse Width: ~ 20 ns Can accept non-periodic sample pulses
	Environmental: For indoor use, pollution degree 2 (IEC 61010-1) Operating altitude: 3000 meters or mainframe altitude specification, whichever is lower Operating temperature: 0 °C to 55°C Rel. humidity: up to 80% at 31°C, decreasing to 50% at 40°C

VT1563A/V	VT1563A/VT1564A Accuracy Specifications (1 Year)						
Range		Zero Offset ¹ Zero Offset ¹ (with filter OFF) (with filter ON)		Gain (% of reading)		Noise (3 sigma)	
	Specifi- cation ²	Temperature Coefficient ³	Specifi- cation ²	Temperature Coefficient ³	Specifi- cation ²	Temperature Coefficient ³	Specifi- cation
0.0625 V	20 μV	1.9 μV/°C	28 μV	4.3 μV/°C	0.034%	0.0061%/°C	57 μV
0.25 V	78 μV	6 μV/°C	110 μV	16 μV/°C	0.034%	0.0061%/°C	180 μV
1 V	300 μV	15 μV/°C	430 μV	63 μV/°C	0.034%	0.0061%/°C	720 μV
4 V	1.2 mV	60 μV/°C	1.7 mV	251 μV/°C	0.034%	0.0061%/°C	2.88 mV
16 V	21 mV	1.3 mV/°C	21 mV	1.63 mV/°C	0.034%	0.0061%/°C	14.7 mV
64 V	28 mV	1.65 mV/°C	34 mV	4.24 mV/°C	0.034%	0.0061%/°C	48 mV
256 V	79 mV	4.28 mV/°C	110 mV	16.2 mV/°C	0.034%	0.0061%/°C	189 mV

¹ Valid within the range of 0 °C to 55 °C. A zero offset calibration for all channels must be performed if the instrument experiences a temperature <0 °C or >55 °C for these specifications to remain valid.

 $^{^2}$ Specification is valid when tested at a temperature within ±5 $^{\circ}\text{C}$ of the calibration temperature.

 $^{^3}$ Amount of error that must be added for each $^\circ$ C outside of ± 5 $^\circ$ C of the calibration temperature.

Notes:			

Appendix B **Register-Based Programming**

About This Appendix

This appendix contains the information you can use for register-based programming of the VT1563A and VT1564A Digitizers. The contents include:

 Register Programming vs. SCPI Programming 	12
• Addressing the Registers	12
• Register Descriptions	124
Programming Examples	140

Register Programming vs. SCPI Programming

The VT1563A and VT1564A Digitizers are register-based modules that do not support the VXIbus word serial protocol. When a SCPI command is sent to a digitizer, the Agilent/HP E1406 Command Module parses the command and programs the switch at the register level.

NOTE

If SCPI is used to control this module, register programming is not recommended. The SCPI driver maintains an image of the card state. The driver will be unaware of changes to the card state if you alter the card state by using register writes.

Register-based programming is a series of reads and writes directly to the digitizer registers. This increases throughput speed since it eliminates command parsing and allows the use of an embedded controller. Also, if slot 0, the resource manager, and the computer GPIB interface are provided by other devices, a C-size system can be downsized by removing the command module.

Addressing the Registers

Register addresses for register-based devices are located in the upper 25% of VXI A16 address space. Every VXI device (up to 256 devices) is allocated a 32-word (64-byte) block of addresses. With 51 registers, the digitizers use 51 of the 64 addresses allocated.

The Base Address

When reading or writing to a switch register, a hexadecimal or decimal register address is specified. This address consists of a base address plus a register offset. The base address used in register-based programming depends on whether the A16 address space is outside or inside the Agilent/HP E1406 Command Module.

Figure B-1 shows the register address location within A16 as it might be mapped by an embedded controller. Figure B-2 shows the location of A16 address space in the Agilent/HP E1406 Command Module.

A16 Address Space Outside the Command Module

When the E1406 Command Module is not part of your VXIbus system (see Figure B-1), the digitizer's base address is computed as:

$$C000_{16} + (LADDR * 64)_{16}$$
 or $49,152 + (LADDR * 64)$

where $C000_{16}$ (49,152) is the starting location of the register addresses, LADDR is the digitizer's logical address, and 64 is the number of address bytes per VXI device. For example, the digitizer's factory-set logical address is 40 (28₁₆). If this address is not changed, the digitizer will have a base address of:

$$C000_{16} + (40 * 64)_{16} = C000_{16} + A00_{16} = CA00_{16}$$

or (decimal)
 $49,152 + (40 * 64) = 49,152 + 2560 = 51,712$

A16 Address Space Inside the Command Module or Mainframe

When the A16 address space is inside the E1406 Command Module (see Figure B-2), the digitizer's base address is computed as:

$$1FC000_{16} + (LADDR * 64)_{16}$$
 or $2,080,768 + (LADDR * 64)$

where 1FC000 $_{16}$ (2,080,768) is the starting location of the VXI A16 addresses, LADDR is the digitizer's logical address, and 64 is the number of address bytes per register-based device. Again, the digitizer's factory-set logical address is 40. If this address is not changed, the digitizer will have a base address of:

$$1FC000_{16} + (40 * 64)_{16} = 1FC000_{16} + A00_{16} = 1FCA00_{16}$$
or (decimal)
$$2,080,768 + (40 * 64) = 2,080,768 + 2560 = 2,083,328$$

Register Offset

The register offset is the register's location in the block of 64 address bytes. For example, the digitizer's Status Register has an offset of 04₁₆. When you write a command to this register, the offset is added to the base address to form the register address:

$$1FCA00_{16} + 04_{16} = 1FCA04_{16}$$
 or $2,083,328 + 4 = 2,083,332$




Figure B-1. Registers Within A16 Address Space




Figure B-2. Registers Within the E1406 A16 Address Space

Register Descriptions

There are twenty WRITE and thirty-one READ registers on the digitizer. This section contains a description of the registers followed by a bit map of the registers in sequential address order. Undefined register bits appear as "0" when the register is read, and have no effect when written to.

WRITE Registers

You can write to the following digitizer registers:

Description	Address
Status/Control Register	base + 04 ₁₆
Offset Register	base + 06 ₁₆
Interrupt Control Register	base + 0C ₁₆
Calibration Flash ROM Address Register	base + 1C ₁₆
Calibration Flash ROM Data Register	base + 1E ₁₆
Calibration Source Register	base + 20 ₁₆
Range, Filter, Connect Channels 1 and 2 Register	base + 24 ₁₆
Range, Filter, Connect Channels 3 and 4 Register	base + 26 ₁₆
Trigger/Interrupt Level Channel 1 Register	base + 28 ₁₆
Trigger/Interrupt Level Channel 2 Register	base + 2A ₁₆
Trigger/Interrupt Level Channel 3 Register	base + 2C ₁₆
Trigger/Interrupt Level Channel 4 Register	base + 2E ₁₆
Sample Period High Word Register	base + 30 ₁₆
Sample Period Low Word Register	base + 32 ₁₆
Pre-Trigger Count High Register	base + 34 ₁₆
Pre-Trigger Count Low Register	base + 36 ₁₆
Post-Trigger Count High Register	base + 38 ₁₆
Post-Trigger Count Low Register	base + 3A ₁₆
Trigger Control/Source Register	base + 3C ₁₆
Sample Control/Source Register	base + 3E ₁₆

READ Registers You can read the following digitizer registers:

Description	Address
Manufacturer ID Register	base + 00 ₁₆
Device Type Register	base + 02 ₁₆
Status/Control Register	base + 04 ₁₆
Offset Register	base + 06 ₁₆
FIFO High Word Register	base + 08 ₁₆
FIFO Low Word Register	base + 0A ₁₆
Interrupt Control Register	base + 0C ₁₆
Interrupt Sources Register	base + 0E ₁₆
CVTable Channel 1 Register	base + 10 ₁₆
CVTable Channel 2 Register	base + 12 ₁₆
CVTable Channel 3 Register	base + 14 ₁₆
CVTable Channel 4 Register	base + 16 ₁₆
Samples Taken High Word Register	base + 18 ₁₆
Samples Taken Low Word Register	base + 1A ₁₆
Calibration Flash ROM Address Register	base + 1C ₁₆
Calibration Flash ROM Data Register	base + 1E ₁₆
Calibration Source Register	base + 20 ₁₆
Range, Filter, Connect Channels 1 and 2 Register	base + 24 ₁₆
Range, Filter, Connect Channels 3 and 4 Register	base + 26 ₁₆
Trigger/Interrupt Level Channel 1 Register	base + 28 ₁₆
Trigger/Interrupt Level Channel 2 Register	base + 2A ₁₆
Trigger/Interrupt Level Channel 3 Register	base + 2C ₁₆
Trigger/Interrupt Level Channel 4 Register	base + 2E ₁₆
Sample Period High Word Register	base + 30 ₁₆
Sample Period Low Word Register	base + 32 ₁₆
Pre-Trigger Count High Register	base + 34 ₁₆
Pre-Trigger Count Low Register	base + 36 ₁₆
Post-Trigger Count High Register	base + 38 ₁₆
Post-Trigger Count Low Register	base + 3A ₁₆

Description	Address
Trigger Control/Source Register	base + 3C ₁₆
Sample Control/Source Register	base + 3E ₁₆

ID Register

Reading the ID register returns FFF_{16} in the least significant bits to indicate that this procuct was originally manufactured by Hewlett-Packard and that the module is an A16 register- based device.

base + 00 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	Device 1	Class 1	Addr 0	Space 0		ufactur ster-bas		returns	FFF ₁₆	; (-1228	39 ₁₀) in	Hewle	ett-Pacl	kard A1	6 only	

Reading the Register

Via Command Module PEEK command: DIAG:PEEK? 2083328,16 (2083328 = base with logical address 40 + 0 offset - see Figure B-2)

Via Digitizer Module PEEK command: DIAG:PEEK? 0 (0 signifies the first word, 16 bits, zero-base numbering system)

Device Type Register

Reading the Device Type Register returns 266₁₆ in the least significant bits to identify the device as the VT1563A 2-Channel Digitizer or 267₁₆ in the least significant bits to identify the device as the VT1564A 4-Channel Digitizer.

base + 02 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read					VT1563A (2-Channel Digitizer) = 266 ₁₆ (614 ₁₀)												
	0	1	1	1	VT1564A (4-Channel Digitizer) = 267 ₁₆ (615 ₁₀)												

Reading the Register

Via Command Module PEEK command: DIAG:PEEK? 2083330,16 (2083328 = base with logical address 40 + 02 offset - see Figure B-2)

Via Digitizer Module PEEK command: DIAG:PEEK? 1 (1 signifies the second word, 16 bits, zero-base numbering system)

Status/Control Register

Writes to the Status/Control Register (base + 04₁₆) which enables you to reset the module and set either A24 or A32 decoding. You can also read the MODID bit.

base + 04 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write*	Α	Unde- fined	MOT- INTEL	A24		Undef	ined		F	E		Unde		S	R	
Read**	Α	М	MOT- INTEL	A24	Unde- fined	Size	F	Е	Arm I	Delay	RDY	Р	Ø	R		

		*WRITE BITS (Status/Control Register)
bit 0	R	Writing a "1" to this bit resets the digitizer to the power-on state. You must set bit 0 back to a logical "0" before resuming normal operations of the module.
bit 1	S	"1" inhibits sysfail, "0" does not inhibit sysfail.
bit 6	Е	"1" disables error reporting LED, "0" enables error reporting LED (front panel).
bit 7	F	"1" disables Flash ROM "write", "0" enables Flash ROM "write".
bit 12	A24	"1" sets A24 space as all FIFO, "0" sets A24 space as broken up.
bit 13	MOT-INTEL	"1" sets Motorola format for reading ordering, "0" sets Intel format for reading ordering.
bit 15	А	"1" enables A32 decoding, "0" enables A24 decoding.

		**READ BITS (Status/Control Register)
bit 0	R	Reset Status; "1" = module reset, "0" = normal operation.
bit 1	S	SYSFAIL inhibit; "1" = inhibited, "0" = not inhibited.
bit 2	Р	Passed; "1" = passed, "0" = failed.
bit 3	RDY	Ready; "1" = A32 decoding enabled, "0" = A24 decoding enabled.
bits 4 & 5	Arm Delay	Bit 4 is "1" for 1 msec after a range/filter change then returns to "0", bit 5 is "1" for 30 msec after range/filter change then returns to "0".
bit 6	E	Error; "1" disables front panel error LED, "0" enables front panel error LED.
bit 7	F	Flash ROM; "1" disables Flash ROM "write", "0" enables Flash ROM "write".
bits 8, 9, and 10	Memory Size	Memory Size; "000" = 4 MBytes, "001" = 8 MBytes, "010" = 16 MBytes, "011" = 32 MBytes, "100" = 64 MBytes, "101" = 128 MBytes.
bit 12	A24	"1" sets A24 space as all FIFO, "0" sets A24 space as broken up.
bit 13	MOT- INTEL	"1" = Motorola big endian byte swapping, "0" = Intel little endian byte swapping.
bit 14	М	MODID bit; if the bit is "0", module has been selected.
bit 15	Α	A24/A32 enable; "1" = A32 decoding enabled, "0" = A24 decoding enabled.

Reading the Register

Via Command Module PEEK command: DIAG:PEEK? 2083332,16 (2083328 = base with logical address 40 + 04 offset - see Figure B-2)

Via Digitizer Module PEEK command: DIAG:PEEK? 2 (2 signifies the third word, 16 bits, zero-base numbering system)

A24 Offset Register

The offset of the module in A24 space is set by the upper eight bits (15-8) of this register. The lower eight bits (7-0) of this register are zero.

base + 06 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Write*	A23	A22	A21	A20	A19	A18	A17	A16	undefined								
Read**	A24 Offset									0	0	0	0	0	0	0	

		*WRITE BITS (A24 Offset Register)
bits 8-15	A16-A23	These bits set the offset of the module in A24 space.

		**READ BITS (A24 Offset Register)
bits 8-15	A24 Offset	The module's offset in A24 space.

FIFO High Word/Low Word Registers

Data is stored on the module in large, slow dynamic RAM and in fast, small backplane cache. Each of these data stores is a FIFO. The dynamic RAM FIFO receives the data from the ADC. As soon as the pre-trigger data has been identified, data is moved from the dynamic RAM FIFO to the backplane cache FIFO.

Data is removed from the module using the cache FIFO. Data is 16-bit 2's complement and is packed into the FIFO registers. Always read register 08_{16} before $0A_{16}$ if using D16. The FIFO is incremented after reading register $0E_{16}$. If D32 is used, reading 08_{16} will increment the FIFO correctly. The data is interwoven from all channels.

Ordering of Data (D16): Ordering of the data when D16 is used to remove the data on a 4-channel module is:

- Read 08₁₆ chan 1 data (bit 15 is MSB of chan 1, bit 0 is chan 1 LSB)
- Read 0A₁₆ Channel 2 data
- FIFO is automatically incremented to bring in the next data
- Read 08₁₆ Channel 3 data
- Read 0A₁₆ Channel 4 data
- FIFO is automatically incremented to bring in the next data

Ordering of Data (D32): Ordering of the data when D32 is used to remove the data on a 4-channel module is:

- Read 08₁₆ Channel 1 data, Channel 2 data (bit 31 is MSB of chan 1, bit 16 is LSB of chan 1, bit 15 is MSB of chan 2, bit 0 is LSB of chan 2)
- FIFO is automatically incremented to bring in the next data
- Read 0A₁₆ Channel 3 data, Channel 4 data (bit 31 is MSB of chan 3, bit 16 is LSB of chan 3, bit 15 is MSB of chan 4, bit 0 is LSB of chan 4)
- FIFO is automatically incremented to bring in the next data

base + 08 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read																LSB

base + 0A ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read																LSB

Interrupt Control Register

The interrupt level and the interrupt source are controlled by the interrupt control register. There are several sources of interrupt. A logical OR is performed on the enabled sources to determine if an IRQ should be pulled. This allows a user to set an interrupt if any channel exceeds a predetermined level or if data is available.

Bits 0, 1 and 2 control the interrupt level (1 - 7). Level 0 (000) is not a valid setting. The enable bit (bit 3) allows an IRQ to occur when it is set high. All interrupt sources are edge sensitive. If a masked latched interrupt source is high during the interrupt acknowledge (IACK) cycle, the latch of the source is cleared and will not be set until another edge from the source occurs. :

base + 0C ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write*													Enable	L2	L1	LO
Read**	TRIG	DONE	PRE	OVER	CH4	СНЗ	CH2	CH1 undefined Enable Interrupt Level								

		*WRITE BITS (Interrupt Control Register)
bits 0-2	L0-2	Specifies the interrupt level (1 - 7); "001" = 1, "111" = 7
bit 3	Enable	Enable the interrupt; "1" = interrupt enabled, "0" = interrupt disabled.

		**READ BITS (Interrupt Control Register)
bit 15	TRIG	A trigger has been received after pre-trigger acquisition is done.
bit 14	DONE	Memory is full or post trigger acquisition is done.
bit 13	PRE	Pre-trigger data has been acquired.
bit 12	OVER	A dangerous OVERvoltage caused the channel input relay to open.
bit 11	CH4	Channel 4 exceeded the set limit.
bit 10	CH3	Channel 3 exceeded the set limit.
bit 9	CH2	Channel 2 exceeded the set limit.
bit 8	CH1	Channel 1 exceeded the set limit.

Interrupt Source Register

Eight events can be enabled to interrupt the digitizer. These events are listed in the above Interrupt Control Register definition for bits 8 through 15. The Interrupt Source Register contains the latched version (bits 8-15) and the unlatched version (bits 0-7) of these sources. The value of a source is latched high when the source has a low-to-high transition.

The latched bits are cleared if they are masked as an interrupt source or by reading the register and writing back the contents. Writing a "1" to the bit clears the latch. The non-latched state of the interrupts is available all the time. The bit ordering of the latched bits and the unlatched bits is the same as the mask.

base + 0E ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	TRIG	DONE	PRE	OVER	CH4	СНЗ	CH2	CH1	TRIG	DONE	PRE	OVER	CH4	СНЗ	CH2	CH1

		READ BITS (Interrupt Source Register)
bit 15, 7	TRIG	A trigger has been received after pre-trigger acquisition is complete and measurement count is not complete.
bit 14, 6	DONE	Memory is full or post-trigger acquisition is complete.
bit 13, 5	PRE	Pre-trigger data has been acquired and waiting for trigger.
bit 12, 4	OVER	A dangerous OVERvoltage caused the channel input relay to open.
bit 11, 3	CH4	Channel 4 exceeded the set limit during the last sample taken.
bit 10, 2	CH3	Channel 3 exceeded the set limit during the last sample taken.
bit 9, 1	CH2	Channel 2 exceeded the set limit during the last sample taken.
bit 8, 0	CH1	Channel 1 exceeded the set limit during the last sample taken.

CVTable Channel 1 Register

This register holds the last value of the 2's complement data stored in FIFO for Channel 1. Data is 14 bits with the LSB at bit 2.

base + 10 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	MSB													LSB	0	0

CVTable Channel 2 Register

This register holds the last value of the 2's complement data stored in FIFO for Channel 2. Data is 14 bits with the LSB at bit 2.

base +	12 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rea	ad	MSB													LSB	0	0

CVTable Channel 3 Register

This register holds the last value of the 2's complement data stored in FIFO for Channel 3. Data is 14 bits with the LSB at bit 2.

base + 14 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	MSB													LSB	0	0

CVTable Channel 4 Register

This register holds the last value of the 2's complement data stored in FIFO for Channel 4. Data is 14 bits with the LSB at bit 2.

base + 16 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	MSB													LSB	0	0

Samples Taken **High Byte Register**

This register holds the upper 16 bits of the number of samples taken (number of readings). The value in this register will continuously change as readings are taken.

base + 18 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	(31)	(30)	(29)	(28)	(27)	(26)	(25)	(24)	(23)	(22)	(21)	(20)	(19)	(18)	(17)	(16)
Read	0	0	0	0	0	0	0	0	0	0	х	x	х	х	x	х

Samples Taken Low Word Register

This register holds the lower 16 bits of the number of samples taken (number of readings). The value in this register will continuously change as readings are taken.

base + 1A ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	Х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	LSB

Calibration Flash **ROM Address** Register

This register holds the address of the calibration flash ROM that is used for storing the calibration constants. Note the bit pattern 01010 for bits 15-11 in the upper byte. A write to Flash ROM is aborted if this pattern is not present.

base + 1C ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write*	0	1	0	1	0	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
Read**	0	0	0	0	0	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	Α0

Calibration Flash ROM Data Register

This register holds the data of the calibration flash ROM that is used for the calibration constants. The upper eight bits return "0" when this register is read. Note the bit pattern 01010 for bits 15-11 in the upper byte. A write to Flash ROM is aborted if this pattern is not present.

base + 1E ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write*	0	1	0	1	0	1	0	1	D7	D6	D5	D4	D3	D2	D1	D0
Read**	0	0	0	0	0	0	0	0	D7	D6	D5	D4	D3	D2	D1	D0

Calibration Source Register

The VT1564A 4-Channel Digitizer has an on-board calibration source. The source is a 12-bit DAC with a gain switch. Bit 15 is the gain switch and bits 11 through 0 are the calibration value.

base + 20 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	RANGE		MUX1	MUX0						DAC	Data					

		*WRITE BITS (Calibration Source Register)
bits 0-11	DAC	DAC data
bit 12, 13	MUX0, 1	connects choices to the output; 00 = CAL source, 01 = Raw DAC output, 10 = Internal +5 V reference, 11 = Input short
bit 15	RANGE	DAC output ranges: 0 = ±15 V DAC output, 1 = ±0.5 V DAC output

Cache Count Register

The total number of samples taken by the digitizer is the ((cache count x 2) divided by the number of channels) + the sample count (registers at offset 18_{16} and $1A_{16}$).

base + 22 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	0	0	0	0	0	0	0	0				Cache	count			

Range, Filter, and Channel 1, 2 **Connect Register**

Each channel has an 8-bit byte that controls the input signal range, filter cutoff and the relay that connects the channel to the front panel connector. The fastest way to change range, filter or the connect relay is to write a 32-bit word to the register. After every write to this register the bus is held off 10 μs until the range, filter and relay information is sent to the isolated channel. The settling time for the relays, filters and the gain amplifier is about 20 ms. This register controls channels 1 and 2. :

base + 24 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	Conn1	CH 1	Filter (Code	short1	CH 1	Gain (Code	Conn2	CH 2	Filter	Code	short2	CH 2	Gain (Code
Read	Conn1	CH 1	Filter (Code	short1	CH 1	Gain (Code	Conn2	CH 2	Filter	Code	short2	CH 2	Gain (Code

	WF	RITE/READ BITS (Range, Filter and Channel 1/2 Connect Register)
bits 0-2 and 8-10	Gain Code	These bits set the gain of the input channel by the codes shown below: 000 = 62.5 mV range 001 = 0.25 V range 010 = 1.0 V range 011 = 4.0 V range 100 = 16 V range 101 = 64 V range 110 = 256 V range (also 111 = 256 V range)
bits 3 and 11	short1, short2	These bits connect an internal short to the channel inputs when the bit is "1". When it is "0", bits 7 & 15 connect the channel to the input or the calibration bus.
bits 4-6 and 12-14	Filter Code	These bits set the input channel filter cut-off frequency by the codes shown below: 000 = 1.5 kHz 001 = 6 kHz 010 = 25 kHz 011 = 100 kHz 111 = NO filter
bits 7 and 15	Connect Code	This bit connects the input channel to the front panel connector (Connect Code = 0) or to the calibration bus (Connect Code = 1).

Range, Filter, and Channel 3, 4 **Connect Register**

Each channel has an 8-bit byte which controls the input signal range, filter cut off and the relay that connects the channel to the front panel connector. The fastest way to change range, filter or the connect relay is to write a 32-bit word to the register. After every write to this register the bus is held off 10 μs until the range, filter and relay information is sent to the isolated channel. The settling time for the relays, filters and the gain amplifier is about 10 ms. This register controls channels 3 and 4.

base + 26 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	Conn3	CH 3	Filter (Code	short3	CH 3	Gain (Code	Conn4	CH 4	Filter	Code	short4	CH 4	Gain (Code
Read	Conn3	CH 3	Filter (Code	short3	CH 3	Gain (Code	Conn4	CH 4	Filter	Code	short4	CH 4	Gain (Code

•

	WF	RITE/READ BITS (Range, Filter and Channel 3/4 Connect Register)
bits 0-2 and 8-10	Gain Code	These bits set the gain of the input channel by the codes shown below: 000 = 62.5 mV range 001 = 0.25 V range 010 = 1.0 V range 011 = 4.0 V range 100 = 16 V range 101 = 64 V range 110 = 256 V range (also 111 = 256 V range)
bits 3 and 11	short3, short4	These bits connect an internal short to the channel inputs when the bit is "1". When it is "0", bits 7 & 15 connect the channel to the input or the calibration bus.
bits 4-6 and 12-14	Filter Code	These bits set the input channel filter cut-off frequency by the codes shown below: 000 = 1.5 kHz 001 = 6 kHz 010 = 25 kHz 011 = 100 kHz 111 = NO filter
bits 7 and 15	Connect Code	This bit connects the input channel to the front panel connector (Connect Code = 0) or to the calibration bus (Connect Code = 1).

Trigger/Interrupt Level Channel 1 Register

This register provides 8-bit data corrected for offset and gain in 2's complement format. :

base + 28 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write*	MSB-D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	GL
Read**	MSB-D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	GL

	*!	WRITE/**READ BITS (Trigger/Interrupt Level Channel 1 Register)
bit 0	GL	Greater than or Less than; "0" = >, "1" = <.
bits 15-8	D7-D0	data bits.

Trigger/Interrupt **Level Channel 2** Register

This register provides 8-bit data corrected for offset and gain in 2's complement format.:

base + 2A ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write*	MSB-D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	GL
Read**	MSB-D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	GL

	*1	WRITE/**READ BITS (Trigger/Interrupt Level Channel 2 Register)
bit 0	GL	Greater than or Less than; "0" = >, "1" = <.
bits 15-8	D7-D0	data bits.

Trigger/Interrupt Level Channel 3 Register

This register provides 8-bit data corrected for offset and gain in 2's complement format.:

base + 2C ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write*	MSB-D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	GL
Read**	MSB-D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	GL

	*!	WRITE/**READ BITS (Trigger/Interrupt Level Channel 3 Register)
bit 0	GL	Greater than or Less than; "0" = >, "1" = <.
bits 15-8	D7-D0	data bits.

Trigger/Interrupt Level Channel 4 Register

This register provides 8-bit data corrected for offset and gain in 2's complement format. :

k	pase + 2E ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Write*	MSB-D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	GL
	Read**	MSB-D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0	0	GL

	*!	WRITE/**READ BITS (Trigger/Interrupt Level Channel 4 Register)
bit 0	GL	Greater than or Less than; "0" = >, "1" = <.
bits 15-8	D7-D0	data bits.

Sample Period High Byte Register

This register provides the high byte of the sample period.

base + 30 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write*									х	х	х	х	х	х	х	х
Read**	0	0	0	0	0	0	0	0	х	х	х	х	х	х	х	х

Sample Period Low Word Register

This register provides the low word (2 bytes) of the sample period.

base + 32 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write*	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	LSB
Read**	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	LSB

Pre-Trigger Count High Byte Register

Pre-trigger count is the number of readings stored before the trigger is received. The minimum value is 0. The maximum number of readings is the size of memory in bytes divided by 8 for the VT1563A and divided by 4 for the VT1564A.

base + 34 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write					unde	fined			C5	C4	С3	C2	C1	C0		
Read	0	0	0	0	0	0	0	0	0	0	C5	C4	С3	C2	C1	C0

Pre-Trigger Count Low Word Register

This register holds the low word (2 bytes) for the pre-trigger count.i

base + 36 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	СЗ	C2	C1	C0
Read	C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	С3	C2	C1	C0

Sample Count High **Byte Register**

Sample count is the total number of readings to be taken including the pre-trigger readings. The minimum value is 1. Zero (0) causes continuous readings and will not stop the acquisition until all of memory is full. The module will not stop acquiring data if the host can remove readings fast enough. The maximum number of readings is the size of memory in bytes divided by 8 for the VT1563A and divided by 4 for the VT1564A.

base + 38 ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write					C5	C4	С3	C2	C1	C0						
Read	0	0	0	0	0	0	0	0	0	0	C5	C4	С3	C2	C1	C0

Sample Count Low Word Register

Register containing the low word (2 bytes) for the sample count. This register and the high byte in register 38₁₆ hold a value that can be set by SAMPle:COUNt. See Chapter 2 for the relationship of the sample count and the pre-trigger count.

base + 3A ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write	C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	С3	C2	C1	C0
Read	C15	C14	C13	C12	C11	C10	C9	C8	C7	C6	C5	C4	C3	C2	C1	C0

Trigger Source/Control Register

This register provides the bits that control the trigger system. See "Master-Slave Operation" in *Chapter 2* for more information on register programming the digitizer in a master-slave configuration. This uses bits 5, 6, 10 and 11 of the register.

base + 3C ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write*	CMP4	CMP3	CMP2	CMP1			_	POS_ NEG		MASTER	SLAVE	EN_ TTL	IN/ OUT	TTL_3	TTL_1	TTL_0
Read**	CMP4	CMP3	CMP2	CMP1	SLA\ PA		_	POS_ NEG		MASTER	SLAVE	EN_ TTL	IN/ OUT	TTL_3	TTL_1	TTL_0

:

		*WRITE BITS (Trigger Source Register) and **READ BITS (Trigger Control Register)
bits 0-2	TTL_n	000 = TTLT0, 001 = TTLT1, 010 = TTLT2, , 011 = TTLT6, 111 = TTLT7.
bit 3	IN/OUT	TTLTn line is: 0 = IN, 1 = OUT.
bit 4	EN_TTL	0 = disable TTLTn, 1 = enable TTLTn
bit 5	SLAVE	0 = not a slave module, 1 = slave module.
bit 6	MASTER	0 = not a master module, 1 = master module.
bit 7	SOFT TRIG	software trigger: 0 = IMMediate disabled, 1 = IMMediate enabled.
bit 8	POS_NEG	trigger slope: 0 = NEG, 1 = POS.
bit 9	EX_TRIG	0 = EXTernal trigger disabled, 1 = EXTernal trigger enabled and must be input on the "Trig" pin on the front panel D-subminiature connector.
bits 10-11	SLAVING_PAIR	00 = MASTer0/SLAVe0; 01 = MASTer2/SLAVe2; 10 = MASTer4/SLAVe4; 11 = MASTer6/SLAVe6
bits 12-15	CMP1-4	0 = INTn disabled, 1 = INTn enabled; Example: a "1" in CMP2 means the level set in the Trigger/Interrupt Level Channel 2 Register will be used as the INTernal trigger source.

Sample Source/Control Register

This register provides the bits that control the sample system. :

base + 3E ₁₆	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SW ARM IMM		SW ARM 30 mS delay	ABORT			_	_	SAM		INT CLOCK	_	IN/ OUT	TTL_3	TTL_1	TTL_0
Read**	SW ARM IMM		SW ARM 30 mS delay	ABORT			_	_	SAM		INT CLOCK	_	IN/ OUT	TTL_3	TTL_1	TTL_0

*WRITE BITS (Sample Source Register) and **READ BITS (Sample Control Register)					
bits 0-2	TTL_n	000 = TTLT0, 001 = TTLT1, 010 = TTLT2,, 011 = TTLT6, 111 = TTLT7.			
bit 3	IN/OUT	TTLTn line is: 0 = IN, 1 = OUT.			
bit 4	EN_TTL	1 = enable TTLTn, 0 = disable TTLTn			
bit 5	INT Clock	0 = disable sampling from internal clock source, 1 = sample from the internal clock source.			
bit 6	EXT Timebase	0 = timebase is internal 10 MHz clock, 1 = timebase is external clock source you must input on the "Time Base" pin on the front panel External Trigger Input connector.			

*WRITE BITS (Sample Source Register) and **READ BITS (Sample Control Register)				
bit 7	SOFT SAMPLE	software sample: 0 = IMMediate disabled, 1 = IMMediate enabled.		
bit 8	POS_NEG	External sample slope: 0 = NEG, 1 = POS.		
bit 9	EX_SAMPLE	1 = EXTernal sample is an external source you must input on the "Sample" pin on the front panel D-subminiature connector. 0 = EXTernal sample disabled.		
bit 12	ABORT	1 = aborts measurement and flushes all reading data in all memory. The bit is set to "0" when the digitizer is initiated.		
bit 13*	INIT with 30 msec delay	This bit will initiate measurements after a 30 ms delay when it is set to "1". It is set to "0" when pre-trigger readings are complete.		
bit 15*	INIT IMM	This bit will initiate measurements immediately when it is set to "1". It is set to "0" when pre-trigger readings are complete.		

If bit 12 and either bit 13 or 15 is set during the same write, an ABORT followed by an INIT is executed. If bit 12 is "0", either bit 13 or 15 is set and the previous measurement completed, an ABORT followed by an INIT is executed.If bits 12, 13 and 15 are all "0", no action is initiated.

Programming Examples

The following C language example programs were developed on an embedded computer using Agilent VISA I/O calls. You can also use a PC connected via GPIB to an Agilent/HP E1406A slot 0 Command Module. The command module provides direct access to the VXI backplane.

NOTE

If you use the Agilent/HP E1406A with SCPI commands, use the VT1563A/VT1564A SCPI driver which you installed in the Agilent/HP E1406A firmware and register programming is not necessary. Chapter 3 describes the SCPI commands for the digitizers driver.

This program shows one way to register program a digitizer and includes:

- Read the ID and Device Type Registers
- Read the Status Register
- Make digitizer measurements
- Retrieve the last readings from each channel's CVT register
- Retrieve all the readings from the two cache registers
- Reset the module

A typical printout from the program is:

ID register = 0xCFFF Device Type register = 0x7267 Status register = 0x40CE

last readings printout

all readings from all channels printout

VT1563A/VT1564A is reset

Beginning of Program

```
/* This program resets the VT1563A/VT1564A, reads the ID Register, the Device */
  /* Type Register, the Status Register, makes measurements and retrieves data*/
  /* Programmed with MS Visual C++ version 2.0 using Agilent VISA I/O calls. */
  #include <visa.h>
  #include <stdio.h>
  #include <stdlib.h>
  #include <string.h>
  #include <time.h>
  /* function prototypes */
  void err_handler();
  void wait (int wait_seconds);
  void reset(ViSession vi, ViStatus x);
Program Main
  void main(void)
  {
      unsigned short id_reg, dt_reg;/* ID and Device Type */
      unsigned short stat_reg; /* Status Register */
      unsigned short cvt_reg, cache_reg; /* last value and cache registers */
      double last_reading, reading; /* decimal values of readings */
      int i;
      /* create and open a device session */
      ViStatus err;
      ViSession defaultRM, digitizer;
      ViOpenDefaultRM(&defaultRM);
      /* GPIB interface address is 9 */
      /* digitizer logical address switch = 40 (factory setting) */
      ViOpen(defaultRM, "GPIB-VXIO::9::40", VI_NULL, VI_NULL, & digitizer);
      /* reset the VT1563A/VT1564A */
      reset(digitizer, err);
Read ID and Device Type Registers
  /***** read the digitizer's ID and Device Type registers ******/
       err=ViIn16(digitizer, VI_A16_SPACE, 0x00, &id_reg);
                                                                        /* read reg 00 */
            if (err<VI_SUCCESS) err_handler(digitizer,err);</pre>
       err=ViIn16(digitizer, VI_A16_SPACE, 0x02, &dt_reg);
                                                                        /* read reg 02 */
            if (err<VI_SUCCESS) err_handler(digitizer,err);</pre>
      printf("ID register = 0x\%4X\n",id reg)
      printf("Device Type register = 0x\%4X\n'',dt_reg);
```

```
Read Status Register
```

```
/****** read the digitizer's status register *********/
      err=ViIn16(digitizer, VI_A16_SPACE, 0x04, & stat_reg);
                                                             /* read status reg */
            if (err<VI_SUCCESS) err_handler(digitizer,err);</pre>
      printf("Status register = 0x\%4X\n", stat_reg);
Make some measurements and retrieve readings
  /******* make measurements **********/
  /* set Channel 1 and 2 to 4 V range */
      err=ViOut16(digitizer, VI_A16_SPACE, 0x24, 0x7373);
                                                                     /* 0x7373 sets 4 V range */
            if (err<VI_SUCCESS) err_handler(digitizer,err);</pre>
  /* set Channel 3 and 4 to 4 V range */
      err=ViOut16(digitizer,VI_A16_SPACE,0x26,0x7373);
                                                                    /* 0x7373 sets 4 V range */
            if (err<VI_SUCCESS) err_handler(digitizer,err);
  /* set pre-trigger count of 4 */
      err=ViOut16(digitizer, VI_A16_SPACE, 0x34, 0x0);
                                                                       /* high word = 0 */
            if (err<VI_SUCCESS) err_handler(digitizer,err);
      err=ViOut16(digitizer,VI_A16_SPACE,0x36,0x4);
                                                                       /* low word = 4 */
            if (err<VI_SUCCESS) err_handler(digitizer,err);
  /* set sample count of 7 */
      err=ViOut16(digitizer, VI_A16_SPACE, 0x38, 0x0);
                                                                       /* high word = 0 */
            if (err<VI_SUCCESS) err_handler(digitizer,err);</pre>
      err=ViOut16(digitizer,VI_A16_SPACE,0x3A,0x7);
                                                                       /* low word = 7 */
            if (err<VI_SUCCESS) err_handler(digitizer,err);
  /* set trigger source */
      err=ViOut16(digitizer,VI_A16_SPACE,0x3C,0x180);
                                                                       /* set bits 7 and 8 */
            if (err<VI_SUCCESS) err_handler(digitizer,err);</pre>
  /* initiate a reading with a 30 mS delay */
      err=ViOut16(digitizer, VI_A16_SPACE, 0x3E, 0x21A0);
                                                                       /* set bits 5,7,8 & 13 */
            if (err<VI_SUCCESS) err_handler(digitizer,err);
  /************* retrieve readings ***********/
  /* read the CVT registers */
      err=ViIn16(digitizer, VI_A16_SPACE, 0x10, &cvt_reg);
            if (err<VI_SUCCESS) err_handler(digitizer,err);</pre>
       printf("Channel 1 = 0x\%4X\n", cvt_reg);
       last_reading = (double)cvt_reg*4/32768;
       printf("Channel 1 = %If Volts\n", last_reading);
      err=ViIn16(digitizer, VI_A16_SPACE, 0x12, &cvt_reg);
            if (err<VI_SUCCESS) err_handler(digitizer,err);
       printf("Channel 2 = 0x\%4X\n", cvt_reg);
       last_reading = (double)cvt_reg*4/32768;
       printf("Channel 2 = %If Volts\n", last_reading);
```

```
/* VT1564A only for channels 3 and 4 ----- */
      err=ViIn16(digitizer, VI_A16_SPACE, 0x14, &cvt_reg);
            if (err<VI_SUCCESS) err_handler(digitizer,err);
       printf("Channel 3 = 0x\%4X\n", cvt_reg);
       last_reading = (double)cvt_reg*4/32768;
       printf("Channel 3 = %If Volts\n", last_reading);
      err=ViIn16(digitizer, VI_A16_SPACE, 0x16, &cvt_reg);
            if (err<VI_SUCCESS) err_handler(digitizer,err);</pre>
       printf("Channel 4 = 0x\%4X\n", cvt_reg);
       last_reading = (double)cvt_reg*4/32768;
       printf("Channel 4 = %If Volts\n", last_reading);
  /* read all 7 readings from all channels */
  /* comment the Channel 3/4 lines out if running the 2-channel VT1563A */
  for (i=0; i<7; ++i)
      err=ViIn16(digitizer, VI_A16_SPACE, 0x08, & cache_reg);
            if (err<VI_SUCCESS) err_handler(digitizer,err);
       reading = (double)cache_reg*4/32768;
       printf("Channel 1 = %If Volts\n", reading);
      err=ViIn16(digitizer, VI_A16_SPACE, 0x0A, & cache_reg);
            if (err<VI_SUCCESS) err_handler(digitizer,err);
       reading = (double)cache_reg*4/32768;
       printf("Channel 2 = %If Volts\n", reading);
  /* VT1564A only for channels 3 and 4 -- comment out for VT1563A */
      err=ViIn16(digitizer, VI_A16_SPACE, 0x08, & cache_reg);
            if (err<VI_SUCCESS) err_handler(digitizer,err);
       reading = (double)cache_reg*4/32768;
       printf("Channel 3 = %If Volts\n", reading);
      err=ViIn16(digitizer, VI_A16_SPACE, 0x0A, & cache_reg);
            if (err<VI_SUCCESS) err_handler(digitizer,err);
       reading = (double)cache_reg*4/32768;
       printf("Channel 4 = %If Volts\n", reading);
  } /* end of if statement */
      /* reset the digitizer */
      reset(digitizer,err);
      printf("\nHP E1563A/E1564A is reset");
  /**** Close session ****/
      ViClose(digitizer):
      ViClose(defaultRM);
  }
Reset Function
  void reset(ViSession digitizer, ViStatus err)
      /* reset the digitizer (write a 1 to status bit 0) delay 1 second for reset */
      /* then set bit back to 0 to allow module to operate */
  {
```

```
/* write a "1" to the reset bit then set the bit back to "0" */
       err=ViOut16(digitizer,VI_A16_SPACE,0x04,1);
                                                                           /* set reset bit to "1" */
             if (err<VI_SUCCESS) err_handler(digitizer,err);</pre>
       wait(1);
       err=ViOut16(digitizer,VI_A16_SPACE,0x04,0);
                                                                           /* set reset bit to "0" */
             if (err<VI_SUCCESS) err_handler(digitizer,err);</pre>
      return;
  }
Wait Function
  void wait(int wait_seconds) /* wait for specified period in seconds */
  time_t current_time;
  time_t entry_time;
  fflush(stdout);
  if(-1==time(&entry_time))
      { printf("Call failed, exiting...\n");
         exit(1);
      }
  do
      { if(-1==time(&current_time))
         { printf("Call failed, exiting...\n");
             exit(1);
         }
  while((current_time-entry_time) < ((time_t)wait_seconds));</pre>
  fflush(stdout);
  } /* end of wait function */
```

Appendix C Digitizers Error Messages

This appendix describe the types of errors the VT1563A and VT1564A report: Execution Errors, Self-Test Errors and Calibration Errors.

Execution Errors

Number	Title	Description			
-101	Invalid character	An invalid character was found in the command string. You may have inserted a character such as #, \$, or % in the command header or within a parameter. Example: INP:FILT:FREQ#6E3			
-102	Syntax error	Invalid syntax was found in the command string. You may have inserted a blank space before or after a colon in the command heade or before a comma. Example: SAMP:COUN,1			
-103	Invalid separator	An invalid separator was found in the command string. You may have used a comma instead of a colon, semicolon, or blank space, you may have used a comma where none was required – or you may have used a blank space instead of a comma. Example: TRIG:LEV,1 or DATA? 400 1			
-104	Data type error	The wrong parameter type was found in the command string. You may have specified a number where a string was expected, or vice-versa. Example: SAMP:COUN '150' or SAMP:COUN A			
-105	GET not allowed	A Group Execute Trigger (GET) is not allowed within a command string.			
-108	Parameter not allowed	More parameters were received than expected for the command. You may have entered an extra parameter or you added a parameter to a command that does not accept a parameter. Example: SYST:ERR? 10			
-109	Missing parameter	Fewer parameters were received than expected for the command. You omitted one or more parameters that are required for this command. Example: SAMP:COUN			
-112	Program mnemonic too long	A command header was received which contained more than the maximum 12 characters allowed. Example: SAMPLE:PRETRIGGER:COUNT 10			
-113	Undefined header	A command was received that is not valid for this digitizer. You may have misspelled the command or it may not be a valid command. If you are using the short form of the command, it may contain up to four letters. Example: TRIGG:LEV 1.2			
-121	Invalid character in number	An invalid character was found in the number specified for a parameter value. Example: STAT:QUES:ENAB #B01010102			

Number	Title	Description			
-123	Numeric overflow	A numeric parameter was found whose exponent was larger than 32,000. Example: SAMP:COUN 1E34000			
-124	Too many digits	A numeric parameter was found whose mantissa contained more than 255 digits, excluding leading zeroes.			
-128	Numeric data not allowed	A numeric parameter was found but a character string was expected. Check the list of parameters to verify you have used a correct parameter type. Example: TRIG:SOUR 2 EXT (should be TRIG:SOUR: EXT)			
-138	Suffix not allowed	A suffix was received following a numeric parameter which does not accept a suffix. Example: SAMP:COUN 1 SEC (SEC is not a valid suffix).			
-148	Character data not allowed	A character string was received but a numeric parameter was expected. Check the list of parameters to verify that you have used a valid parameter type. Example: CAL:VAL XYZ			
-158	String data not allowed	A character string was received but is not allowed for the command. Check the list of parameters to verify that you have used a valid parameter type. Example: CALC:LIM:LOW:STAT 'ON			
-160 to -168	Block data errors	The digitizer does accept block data.			
-170 to -178	Expression errors	The digitizer does not accept mathematical expressions.			
-211	Trigger ignored	A Group Execute Trigger (GET) or *TRG was received but the trigger was ignored. Make sure the digitizer is in the "wait-for-trigger" state before issuing a trigger, and make sure the correct trigger source is selected.			
-213	Init ignored	An INITiate command was received but could not be executed because a measurement was already in progress. Send a device clear to halt a measurement in progress and place the digitizer in the "idle" state.			
-214	Sample Trigger deadlock	You tried to read data before readings are finished, but the sample source is keeping readings from being taken. It is possible to request reading data before the measurment is entirely completed, and normally this will work.			
		However, if your sample source is BUS or HOLD and you request reading data, the instrument can no longer receive the command to begin sampling because it is busy waiting to bring back data - a deadlock could occur. So, we generate an error when we detect this situation and abort the fetching of data.			
-215	Arm Trigger deadlock	Same situation as for Sample Trigger deadlock, except the Trigger source (or Arm source) is set to BUS or HOLD (which requires a software command to proceed), so you would be deadlocked waiting for a trigger which could never occur because the system is busy waiting for data to show up in the reading buffer.			

Number	Title	Description	
-221	Settings conflict	You tried to set a pretrigger count that exceeds the sample count -1. Or, you enabled one of the internal triggers as the source for a particular channel such as Channel 2 (TRIG:SOUR INT2) and then tried to enable one of the limit checking features on Channel 2 (CALC2:LIM:UPP:STAT ON).	
-222	Data out of range	A numeric parameter value is outside the valid range for the command. Example: digitizer is on the 1 V range and you send TRIG:LEV -3	
-224	Illegal parameter value	A discrete parameter was received which was not a valid choice for the command. You may have used an invalid parameter choice. Examples: CAL:SOUR TTLT2 (TTLT2 is not a valid choice) or SAMP:COUN ON (ON is not a valid choice).	
-230	Data corrupt or stale	NOT USED	
-231	Data questionable	NOT USED	
-240	Hardware error	This can occur if the instrument fails at power on.	
-241	Hardware missing	Usually is a result of sending a legal VT1564A command to a VT1563A. An example is CAL:DAC:VOLT, which is only legal for a VT1564A.	
-300	Device-specific error	NOT USED	
-311	Memory error	NOT USED	
-312	PUD memory lost	NOT USED	
-313	Calibration memory lost	NOT USED	
-330	Self-test failed	The digitizer's complete self-test failed from the remote interface (*TST?). In addition to this error, more specific self-test errors are also reported. See also "Self-Test Errors" following this section.	
-350	Too many errors	The error queue is full because more than 20 errors have occurred. No additional errors are stored until you remove errors from the queue. The error queue is cleared when power has been off, or after a *CLS (clear status) command has been executed.	
-410	Query INTERRUPTED	A command was received which sends data to the output buffer, but the output buffer contained data from a previous command (the previous data is not overwritten). The output buffer is cleared when power has been off or after a *RST (reset) has been executed.	
-420	Query UNTERMINATED	The digitizer was addressed to talk (i.e., to send data over the interface) but a command has not been received which sends data to the output buffer. For example, you may have executed a SAMPle:COUNt < count> (which does not generate data) and then attempted an ENTER statement to read data from the remote interface.	
-430	Query DEADLOCKED	A command was received which generates too much data to fit in the output buffer and the input buffer is also full. Command execution continues but all data is lost.	

Number	Title	Description
-440	Query UNTERMINATED after indefinite response	The *IDN? command must be the last query command within a command string. Example: *IDN?;:SYST:VERS?
300	Not yet implemented	NOT USED
1000	Illegal when initiated	Many commands are not allowed to execute when the instrument is busy taking a measurement - this error will occur if that is the case.
1001	Illegal while calibrating	Many commands are not allowed to execute when the instrument is in calibration mode. This error will occur when that is the case.
1002	Trigger ignored	A valid trigger occurred, but was not expected at that time. Usually, because a trigger has already been received for that measurement.
1003	Sample Trigger ignored	This will occur if the instrument is taking a sample and a SAMPle:IMM command is received during the previous sample period.
1004	Insufficient data for query	This error will occur if you try to fetch readings, but have not initiated a measurement, so no data is available.
1005	Invalid channel number	This error usually is the result of trying to specify channels 3 or 4 for a command sent to the VT1563A (which only has two channels).
1006	Invalid channel range	During data fetching, a channel range may be specified (e.g., (@1:4)). A bad range could result by specifying (@1:5) since there is no Channel 5, or (@1:4) on a two-channel card like the VT1563A, or a descending range such as (@3:1).
1007	Error in CAL	An error occurred while trying to perform the calibration command specified.
1008	Data fetch timed out waiting for trigger	Data fetch timed out waiting for trigger. It is allowable to ask for data immediately after the INIT command. This error will occur if you ask for data early, and the trigger that initiates the measurement has not been received within the time period specified by the VISA timeout setting.
1009	Error reading bits, viMoveIn16 failed	NOT USED
1010	Self test failed	The abbreviated power on self test failed. A more thorough *TST self test should be run for more specific information.
1011	VISA error	An unknown error occurred in the VISA I/O library.
1012	Write to Flash ROM failed	An unknown I/O error occurred while trying to write to flash ROM.
1013	Insufficient memory for cal; try smaller sample size	The controller did not have enough memory for the command to complete, so try specifying a smaller sample size for the calibration command that caused the error.
1014	Memory malloc failed; insufficient memory	The controller did not have sufficient RAM for the command to execute.

Self-Test Errors

The self-test command (*TST?) will return a non-zero number if self-test fails. Self-test error descriptions are retrieved using the TEST:ERRor? <test_number> command. Use the number returned by self-test as the <test_number> to obtain the description of the failure.

Calibration Errors

Zero Calibration

CAL:ZERO[<channel>]:ALL? returns a non-zero number if zero calibration fails. For example, a return value of 0x0021 (binary value 100001) indicates that the 62 mV range and the 64 V range failed. A "1" in the range position indicates a failure (range = 256, 64, 16, 4, 1, 0.25, 0.062).

The error string returned by SYST:ERR? will contain information about the failure on the highest range (for 0x0021, binary value 100001, information is returned on the 64 V range).

A zero non-converging error usually indicates some internal problem with the instrument. It is recommended you run the self-test (*TST command) to identify any instrument problems.

Gain Calibration

Calibration value (CAL:VALue < voltage>) not within 85% to 98% of full scale.

You have entered a voltage with the CAL:VALue command that is not between 85% and 98% of the full scale range. For example, a calibration value between 0.85 and 0.98 is required on the 1 V range

Gain Non-converging error

A gain non-converging error usually indicates some internal problem with the instrument. It is recommended you run the self-test (*TST command) to identify any instrument problems. If you use an external calibration source, you may have set the correct CAL:VALue but did not connect the calibration source to the digitizer's input for the channel you are calibrating. The calibration source may still be connected to the last channel calibrated.

Notes:			

Appendix D Digitizers Verification Tests

Introduction

This appendix provides information on functional and performance verification of the VT1563A 2-Channel Digitizer and VT1564A 4-Channel Digitizer.

Types of Tests

You can perform performance verification tests at two different levels depending on need:

- Functional Verification Test A series of internal verification tests (self-tests) that give a high confidence that the digitzer is operational. The self-tests take less than 20 seconds to complete.
- Performance Verification Test A complete set of tests that are recommended as an acceptance test when the instrument is first received or after performing calibration of the digitizer.

WARNING

Do not perform any of the following verification tests unless you are a qualified, service-trained technician and have read the WARNINGS and CAUTIONS in *Chapter 1* and the Warnings and Safety information in the front matter.

Recommended Test Equipment

Test equipment recommended for the performance verification and calibration procedures are listed in Table D-1. Use a source with accuracy requirements indicated in the table for any substitute calibration standard. You should complete the Performance Verification tests at one year intervals. For heavy use or severe operating environments, perform the tests more often.

Table D-1. Recommended Test Equipment.

Application	Recommended	Accuracy Requirements
Gain Calibration and Verification	Fluke 5700A	<1/5 digitizer spec ±1 ppm linearity

Special care must be taken to ensure that the calibration standards and test procedures used do not introduce additional errors. Ideally, the standards used to test and calibrate the digitizer should be an order of magnitude more accurate than each digitizer range full scale error specification.

Test Conditions

All test procedures should comply with the following test conditions:

- Ambient temperature of the test area is between 18°C and 28°C and stable to within ±1°C.
- Ambient relative humidity of the test area is <80%.
- Must have a one hour warm-up with all input signals removed before verification or adjustment.
- Use only copper connections to minimize thermal offset voltages.
- Use shielded twisted Teflon[®] insulated cable or other high impedance, low dielectric absorption cable for all measurements to reduce high resistance errors.
- Keep cables as short as possible. Long test leads can act as an antenna causing the pick-up of ac signals and contributing to measurement error.
- Allow 5 minutes after handling input connections for thermal offset voltage settling.

Recording Your Test Results

Make copies of the Performance Test Record (at the end of this appendix) for use in performance verifying each channel (use one test record copy per channel). The test record provides space to enter the results of each Performance Verification test and to compare the results with the upper and lower limits for the test.

The value in the "Measurement Uncertainty" column of the test record is derived from the specifications of the source used for the test and represents the expected accuracy of the source. The value in the "Test Accuracy Ratio (TAR)" column of the test record is the ratio of digitizer accuracy to measurement uncertainty.

Performance Verification Test Programs

Performance Verification Test programs are provided so you can performance verify your digitizer. These programs were developed on a PC running Windows with a GPIB interface and SICL/Windows for GPIB software. All projects written in C programming language require the following settings, files or paths to work properly:

Project Type: QuickWin application (.EXE)

Project Files: 1. < source code file name > . C (which includes the VISA.h header file)

2. One of the following files from the Agilent I/O Libraries for Instrument Control:

[drive:]\VXIPNP\WIN\LIB\MSC\VISA.LIB (Microsoft® compiler) [drive:]\VXIPNP\WIN\LIB\BC\VISA.LIB (Borland® compiler)

Memory Model: Options | Project | Compiler | Memory Model \Rightarrow large

Directory Paths: Options | Directories

Include File Paths: [drive:]\VXIPNP\WIN\INCLUDE

Library File Paths: [drive:]\VXIPNP\WIN\LIB\MSC (Microsoft®) [drive:]\VXIPNP\WIN\LIB\BC (Borland®)

Functional Verification Test

The procedure in this section is used to quickly verify that the digitizer is functioning. This test should be performed any time the user wants to verify that the digitizer is connected properly and is responding to basic commands.

Functional Test Procedure

This test verifies that the digitizer is communicating with the command module, external controller, and/or external terminal by accepting the *TST? common command and performing a digitizer self-test. You have a high confidence (90%) that the digitizer is operational if self-test passes.

- 1 Verify that the digitizer and command module or system resource manager (e.g., embedded controller) are properly installed in the mainframe.
- 2 Remove any input connections to the digitizer input terminals. Errors may be induced by ac signals present on the digitizer's input terminals during a self-test.
- 3 Execute the digitizer self-test using the *TST? command.
- 4 A "0" returned means self-test passed with no failures. Any other value returned is a self-test error code and means a failure was detected. See the TEST command in Chapter 3 for obtaining information about self-test failures. See Appendix C and the TEST command in Chapter 3 for self-test error codes.

NOTE

If an incorrect address is used, the digitizer will not respond. Verify proper address selection before troubleshooting.

Example: Self-Test

This BASIC example performs a digitizer self-test. Any number other than 0 returned indicates a test failure. See Appendix C and the TEST command in *Chapter 3* for self-test error codes.

10 OUTPUT 70905;"*TST?" ! Send the self-test command 20 ENTER 70905:A ! Read the test result 30 PRINT A ! Display the result 40 END

Performance Verification Tests

The procedures in this section are used to test the electrical performance of the digitizer using the specifications in *Appendix A* as the performance standards.

The Performance Verification Tests are recommended as acceptance tests when the instrument is first received. The performance verification tests should be repeated at each calibration interval following acceptance. If the VT1563A or VT1564A digitizer fails performance verification, adjustment or repair may be needed (see *Appendix E*).

NOTE

Performance verification program source code is provided on the VXIplug&play Drivers and User's Manuals CD and are written in ANSI C. The source code files are titled E1563VER.C and E1564 VER.C.

Zero Offset Verification Test

This procedure is used to check the zero offset performance of the VT1563A or VT1564A Digitizer. The digitizer's internal short is applied to the H (HI) and L (LO) input terminals of the channel being tested using the DIAG:SHORt <*channel*> command.

- 1 Check the "Test Conditions" section at the beginning of this appendix.
- 2 Execute DIAG:SHOR1 ON to enable the internal short across the H and L terminals of Channel 1.
- 3 Select each range in the order shown in Table D-2. Compare the measurement results to the appropriate test limits shown in the table.

VT1563A / **Error from INPUT** VT1564A Range nominal \pm 20 μ V 62 mV 0.25 V \pm 78 μV internal 1 V \pm 300 μ V H-L short 4 V \pm 1.2 mV DIAG:SHORt 16 V \pm 21 mV command 64 V \pm 28 mV 256 V \pm 79 mV

Table D-2. Zero Offset Verification Test Points

4 Repeat steps 2 and 3 for Channel 2 on the VT1563A 2-Channel Digitizer and for channels 2 through 4 on the VT1564A 4-Channel Digitizer, changing the channel number in DIAG:SHORt<channel> ON.

Noise Verification Test

This procedure is used to check the noise performance of the VT1563A or VT1564A Digitizer. The digitizer's internal short is applied to the H (HI) and L (LO) input terminals of the channel being tested using the DIAG:SHORt <channel> ON command.

- 1 Check the "Test Conditions" section at the beginning of this appendix.
- 2 Execute DIAG:SHOR1 ON to enable the internal short across the H and L terminals of Channel 1.
- 3 Set a sample interval of 25 μsec by executing SAMP:TIM 25e-6.
- 4 Select the first range (62 mV) shown in Table D-3.

INPUT	VT1563A / VT1564A Range	Error from zero
	62 mV	57 μV
internal H-L short DIAG:SHORt command	0.25 V	180 μV
	1 V	720 μV
	4 V	2.88 mV
	16 V	14.7 mV
	64 V	48 mV
	256 V	189 mV

Table D-3. Noise Verification Test Points.

- 5 Make 100 readings, sum them, divide by 100 and obtain the mean reading.
- 6 Calculate the standard deviation using the following formula (this is the rms noise value). "reading_n" represents the 100 readings where n = 1 to 100.

$$\sigma = \sqrt{\frac{\sum (reading_n)^2 - 100(mean)^2}{99}}$$

- 7 Record the rms noise value on the Performance Test Record and compare the result to the appropriate test limit shown in the test record or the above table.
- 8 Repeat steps 4, 5 and 6 for each range listed in Table D-3.
- 9 Repeat steps 3 to 7 for Channel 2 on the VT1563A 2-Channel Digitizer and channels 2 through 4 on the VT1564A 4-Channel Digitizer changing the channel number in the DIAG:SHORt<*channel*> ON command and executing the command prior to performing the steps.

Gain Verification Test

The gain verification tests check the positive and negative full scale gain on each range for each channel. An external DCV source provides the input and the digitizer's "L" terminal is connected to the "G" terminal connecting LO to GUARD. The input voltage is slightly less than full scale to avoid overloading the range.

- 1 Set the digitizer as follows: Reset the digitizer: *RST (sets FILT OFF)
 - Set Channel 1 to the 62 mV range: VOLT1:RANG 62E-3
- 2 Set the DC Standard output to 55 mV.
- 3 Perform the measurement using the INITiate command. Retrieve the reading using DATA? 1,(@1).
- 4 Verify the result is within specified limits and record the result.
- 5 Change ranges using VOLT
 channel>:RANG
 range> and make a measurement for each DCV input and range shown in Table D-4, verifying the result is within specified limits. Record the result.
- 6 Repeat step 5 for Channel 2 on the VT1563A 2-Channel Digitizer and channels 2 through 4 on the VT1564A 4-Channel Digitizer.

Table D-4. Gain Verification Test Points.

INPUT	VT1563A / VT1564A Range	Error from nominal
+55 mV	62 mV	±38.7 μV
-55 mV	62 mV	±38.7 μV
+0.24 V	0.25 V	±160 μV
-0.24 V	0.25 V	±160 μV
+0.95 V	1 V	±623 μV
-0.95 V	1 V	±623 μV
+3.8V	4 V	±2.49 mV
-3.8V	4 V	±2.49 mV
+15 V	16 V	±26.1 mV
-15 V	16 V	±26.1 mV
+60 V	64 V	±48.4 mV
-60 V	64 V	±48.4 mV
+100 V	256 V	±113 mV
-100 V	256 V	±113 mV

Filter Bandwidth Verification Test

This test checks the filter input bandwidth for the 25 kHz filter on the VT1563A or each of the four filters (1.5 kHz, 6 kHz, 25 kHz and 100 kHz) on the VT1564A. The test This test uses an external source connected to the HI and LO Input terminals and has the "L" terminal connected to the "G" terminal. The digitizer is set to the 1 V range for all tests.

- Set the digitizer as follows: Reset the digitizer: RST Set all channels to 1 V range: VOLT1:RANG 1; VOLT2:RANG 1; etc. Set input filter frequency to 25 kHz: INPut1:FILTer:FREQ 25e3; INPut2:FILTer:FREQ 25e3 Enable the input filter: INPut1:FILTer:STATe ON; INPut2:FILTer: STATE ON
- 2 Set the AC Standard output to 0.95 V @ 25 kHz and connect the standard to the digitizer's Channel 1.
- 3 Perform the filter bandwidth measurement using INITiate. Retrieve the reading using DATA? 1,(@1). Record the result on the Performance Test Record and verify the result is within specified limits.
- 4. Move the AC Standard output to the Channel 2 input. Perform the filter bandwidth measurement using INITiate. Retrieve the reading using DATA? 1,(@2). Verify the result is within specified limits and record the result.
- 5 Repeat Steps 2 through 4 for channels 3 and 4 on the VT1564A 4-Channel Digitizer using: VOLT3:RANG 1, INPut3:FILTer: FREQ 25e3, INPut3:FILTer:STATe ON, VOLT4:RANG 1, INPut4:FILTer:FREQ 25e3, INPut4:FILTer: STATe ON.
- 6 VT1564A 4-Channel Digitizer: Test the remaining three filters present on the VT1564A 4-Channel Digitizer. Repeat steps 2 through 5 for the remaining three input frequencies in Table D-5 for channels 3 and 4.

NOTE

This requires you change input filters before you begin testing by executing the INPut<channel>:FILTer:FREQ <filter_frequency> command. Also, Step 3 requires DATA? 1,(@3) and Step 5 requires DATA? 1,(@4).

Table D-5. Filter Bandwidth Verification Test Points.

VT1563A RANGE	INPUT	INPUT FREQ	Error from input value
1 V	1 V 1 V 25 kH:		-3 dB ±2 dB
VT1564A RANGE	INPUT	INPUT FREQ	Error from input value
1 V	1 V	25 kHz	-3 dB ±2 dB
1 V	1 V	1.5 kHz	-3 dB ±2 dB
1 V	1 V	6 kHz	-3 dB ±2 dB
1 V	1 V	100 kHz	-3 dB ±2 dB

Performance Test Record

The Performance Test Record for the VT1563A and VT1564A digitizers is a form you can copy and use to record performance test results for the digitizers. This form shows the digitizer accuracy limits, the measurement uncertainty from the source and the test accuracy ratio (TAR).

NOTE

The accuracy, measurement uncertainty and TAR values shown on the Performance Test Record are valid ONLY for the specific test conditions, test equipment and assumptions described. If you use different test equipment or change the test conditions, you will need to compute the specific values for your test setup.

Digitizer Accuracy

Accuracy is defined for gain measurements using the 1-year specifications in Appendix A. The "High Limit" and "Low Limit" columns represent the digitizer accuracy for the specified test conditions.

Measurement Uncertainty

Measurement Uncertainty as listed in the Performance Test Record is calculated assuming a Fluke 5700A for all measurements. The uncertainties describe error you can expect from the source. These uncertainties are calculated from the 90-day accuracy specifications for the Fluke 5700A.

Test Accuracy Ratio (TAR)

Test Accuracy Ratio (TAR) = (high limit - expected measurement) divided by measurement uncertainty. "N/A" means measurement uncertainty and TAR do not apply to the measurement. A small TAR indicates the uncertainty of the source signal starts to approach the digitizer's specification limit.

VT1563A/VT1564A Digitizers Performance Test Record

General Information					
Date:		Report No:			
Test Facility:		Tested By:			
Address:		Phone:			
City and State:		FAX:			
ZIP:		e-mail:			
	Test Co	nditions			
Model:		Ambient Temperature:	°C		
Serial Number:		Relative Humidity:	%		
Firmware Revision:		Line Frequency:	Hz (nominal)		
Notes:	I.				
·					
Test Equipment Used	Model No.	Trace No.	Cal Due Date		

PERFORMANCE TEST RECORD

☐ VT1563A 2-Channel Digitizer ☐ VT1564A 4-Channel Digitizer CHANNEL: ☐1 ☐2 ☐3 ☐4

Test Input	Digitizer Range	Low Limit	Measured Reading	High Limit	Meas Uncert	Test Accuracy Ratio	
Zero Offse	Zero Offset Test						
0	62 mV	-0.000020		0.000020	N/A	N/A	
0	250 mV	-0.000078		0.000078	N/A	N/A	
0	1 V	-0.000300		0.000300	N/A	N/A	
0	4 V	-0.001200		0.001200	N/A	N/A	
0	16 V	-0.021000		0.021000	N/A	N/A	
0	64 V	-0.028000		0.028000	N/A	N/A	
0	256 V	-0.079000		0.079000	N/A	N/A	
Noise Test				l	<u> </u>	•	
0	62 mV	0		57 μV max	N/A	N/A	
0	250 mV	0		180 μV max	N/A	N/A	
0	1 V	0		720 μV max	N/A	N/A	
0	4 V	0		2.88 mV max	N/A	N/A	
0	16 V	0		14.7 mV	N/A	N/A	
0	64 V	0		48 mV	N/A	N/A	
0	256 V	0		189 mV	N/A	N/A	
Gain Test							
55 mV	62 mV	54.9613 mV		55.0387 mV	0.0000011	>10:1	
-55 mV	62 mV	-55.0387 mV		-54.9613 mV	0.0000011	>10:1	
240 mV	250 mV	239.84 mV		240.16 mV	0.0000022	>10:1	
-240 mV	250 mV	-240.16 mV		-239.84 mV	0.0000022	>10:1	
0.95 V	1 V	0.949377 V		0.950623 V	0.0000069	>10:1	
-0.95 V	1 V	-0.950623 V		-0.949377 V	0.0000069	>10:1	
3.8V	4 V	3.79751 V		3.80249 V	0.000023	>10:1	
-3.8V	4 V	-3.80249 V		-3.79751 V	0.000023	>10:1	

Test Input	Digitizer Range	Low Limit	Measured Reading	High Limit	Meas Uncert	Test Accuracy Ratio
Gain Test	(continued)					1
15 V	16 V	14.9739 V		15.0261 V	0.000083	>10:1
-15 V	16 V	-15.0261 V		-14.9739 V	0.000083	>10:1
60 V	64 V	59.9516 V		60.0484 V	0.00046	>10:1
-60 V	64 V	-60.0484 V		-59.9516 V	0.00046	>10:1
100 V	256 V	99.887 V		100.113 V	0.0007	>10:1
-100 V	256 V	-100.113 V		-99.887 V	0.0007	>10:1
VT1563A 2	25 kHz Filter B	andwidth Test				1
1 V @ 1 MHz	1 V no filter	-5 dB		-1 dB	N/A	N/A
1 V @ 25 kHz	1 V 25 kHz filter	-5 dB		-1 dB	N/A	N/A
VT1564A F	ilter Bandwid	th Test (4 filters)				
1 V @ 1 MHz	1 V no filter	-5 dB		-1 dB	N/A	N/A
1 V @ 1.5 kHz	1 V 1.5 kHz filter	-5 dB		-1 dB	N/A	N/A
1 V @ 6 kHz	1 V 6 kHz filter	-5 dB		-1 dB	N/A	N/A
1 V @ 25 kHz	1 V 25 kHz filter	-5 dB		-1 dB	N/A	N/A
1 V @ 100 kHz	1 V 100 kHz filter	-5 dB		-1 dB	N/A	N/A

Notes:			

Appendix E **Digitizers Adjustments**

Introduction

This appendix contains procedures for adjusting the calibration constants in the VT1563A and VT1564A digitizer. See "Calibration Interval" for recommendations on time intervals.

NOTE

You must set the module's "FLASH" and "CALIBRATION CONSTANTS" switches to the "Write Enable" position before you perform any adjustment. This allows modified calibration constants to be stored in memory when you execute CAL:STORe.

Closed-Cover **Electronic** Calibration

The VT1563A and VT1564A Digitizers feature closed-cover electronic calibration. There are no internal mechanical adjustments. When you input CAL:VALue < voltage>, the digitizer measures the applied voltage when performing a zero or a range gain calibration and then calculates correction factors based on this known input reference value. You store the new correction factors in non-volatile memory using the CAL:STORe command. (Non-volatile memory does not change when power is turned off or after a remote interface reset.)

Calibration Intervals

The VT1563A and VT1564A Digitizers should be calibrated on a regular interval as determined by the measurement accuracy requirements of your application. A 90-day interval is recommended for the most demanding applications, while a 1 year or 2 year interval may be adequate for less demanding applications. VXI Technology does not recommend extending calibration intervals beyond 2 years in any application.

Whatever calibration interval you select, VXI Technology recommends complete re-adjustment always be performed at the calibration interval. This will increase the probability the VT1563A or VT1564A will remain in specification for the next calibration interval. This criteria for readjustment provides the best measure of the digitizer's long-term stability. Performance data measured this way can be used to extend future calibration intervals.

NOTE

VXI Technology offers a wide variety of calibration and repair services. For information about calibration and repair services, go to http://www.vxitech.com and click Products and Services, then click Test and Measurement, and then click Calibration and Repair Services.

Adjustment Procedures

WARNING

Do not perform any of the following adjustments unless you are a qualified, service-trained technician, and have read the WARNINGS and CAUTIONS in this manual. Adjustment procedures should be performed in the order shown in this manual.

Adjustment Conditions

See Table D-1, *Recommended Test Equipment*, for test equipment requirements. For optimum performance, all adjustment procedures should comply with following test conditions:

- Ambient temperature of the test area is between 18°C and 28°C and stable to within ±1°C.
- Ambient relative humidity of the test area is <80%.
- Must have a one hour warm-up with all input signals removed.
- Shielded twisted Teflon[®] insulated cable or other high impedance, low dielectric absorption cable is recommended for all measurements.
- Keep cables as short as possible. Long test leads can act as an antenna causing pick-up of ac signals and contributing to measurement errors.

General Procedure

Follow each adjustment by a performance verification test for added confidence. We recommend the following general procedure.

- 1. Perform the Zero Adjustment Procedure
- 2. Perform the Gain Adjustment Procedure(s)
- 3. Perform the Performance Verification Tests.

CAUTION

ORDER OF ADJUSTMENTS REQUIREMENT. Range adjustments MUST be performed in the order given in the adjustment table. An accurate range adjustment requires the range adjustments prior to the one in progress be within specification.

CAUTION

ZERO ADJUSTMENT REQUIREMENT. The zero adjustment must be a recent adjustment prior to performing the gain adjustments. It is recommended you perform the zero adjustment one time just before performing the gain adjustments.

CAUTION

ABORTING AN ADJUSTMENT IN PROGRESS. Sometimes it becomes necessary to abort an adjustment once the procedure has been initiated. Issuing a remote interface device clear command will abort the adjustment in progress.

Never turn off mainframe power while the digitizer is making an adjustment. If power is removed during a zero adjustment, ALL calibration memory may be lost. If power is removed during any gain adjustment, calibration memory for the function being adjusted may be lost.

NOTE

The VXIplug&play Driver's and User's Manual CD received with the VT1563A or VT1564A contains calibration and performance verification program source code written in ANSI C. Calibration programs are E1563CAL.C and E1564CAL.C. Performance verification programs are E1563VER.C and E1564 VER.C.

Zero Adjustment

This procedure sets the zero calibration constants for each digitizer range. The digitizer calculates a new offset correction constant for the current range when the CALibration:ZERO[<channel>] command is executed. The zero adjustment procedure takes about 20 seconds per channel to calculate new zero offset cal constants for all ranges of the channel.

The digitizer calculates a new set of offset correction constants for all ranges of a channel when the CALibration:ZERO[<channel>]:ALL? command is executed. The digitizer will sequence through all ranges automatically and calculate new zero offset calibration constants automatically.

CAUTION

DO NOT REMOVE POWER. Do not remove power from the mainframe during the digitizer's Zero Adjustment. You may lose ALL calibration memory if power is removed while the digitizer is adjusting.

- 1 Reset the Digitizer by executing *RST.
- 2 Switch the internal short across each channel's input by executing DIAG:SHORt<channel> for all channels. For example, DIAG:SHOR1; DIAG:SHOR2; etc.
- 3 Send CAL: VAL 0 < input> CALibration < value>.
- 4 Perform the adjustment by sending CAL:ZERO<channel>:ALL? once for each channel and reading the calibration success result (a non-zero response indicates a calibration error occurred).

VT1563A Gain Adjustment

NOTE

The zero adjustment procedure MUST have been recently performed prior to beginning any gain adjustment procedure. Zero adjustment should be performed one time followed by the other gain adjustments. Each range in the gain adjustment procedure for each channel takes less than 5 seconds to complete.

- 1 Reset the VT1563A Digitizer by executing *RST.
- 2 Set the DC Standard output to 55 mV for the first gain adjustment.
- 3 Connect the DC Standard output across the VT1563A "H" and "L" input terminals of Channel 1.
- 4 Prepare the VT1563A for calibration:
 - Set the channel's range: VOLT<channel>:RANG <range>
 - Set calibration source to external: CAL:SOUR EXT
 - Send input value: CAL:VAL <input voltage> (see Table E-1, Gain Adjustment Range Input Voltages, for <range> and <input voltage> values)
- 5 Perform the adjustment by sending CAL:GAIN<*channel*> (adjusts each channel in about 5 seconds).
- 6 Send SYST:ERR? and read the result to verify the calibration command was successful.
- 7 Repeat steps 3 through 6 for ranges and inputs in Table E-1.
- 8 Repeat steps 2 through 7 for Channel 2.

Table E-1. Gain Adjustment Range Input Voltages.

Channel Range	Input Voltage
62 mV	55 mV
0.25 V	0.24 V
1 V	0.95 V
4 V	3.8V
16 V	15 V

NOTE

Valid calibration input values sent to the digitizer are 0.85 to 0.98 of Full Scale for the range being adjusted. The CAL:VAL <input voltage> parameter must equal the actual input value. For example, if you input 0.9V to calibrate the 1 V range (instead of 0.95), send CAL:VAL 0.9 to the digitizer prior to the CAL:GAIN <channel> command.

VT1564A Gain Adjustment

NOTE

The zero adjustment procedure MUST have been recently performed prior to beginning any gain adjustment procedure. Zero adjustment should be performed one time followed by the other gain adjustments. Each range in the gain adjustment procedure for each channel takes less than 5 seconds to complete

The VT1564A 4-Channel Digitizer has an internal DAC that outputs to a calibration bus on the front panel Calibration Bus Output (D-connector). This procedure uses the calibration bus and does not require an external DC Standard.

You must set the "FLASH" and "CALIBRATION CONSTANTS" switch to "write enable" before you can store new calibration constants. It is recommended you do this prior to starting the calibration procedures. Execute CAL:STORe to store the new calibration constants following the calibration procedures. Restore the switches to the "Read Only" position after you store the new calibration constants.

- 1 Reset the VT1564A Digitizer by executing *RST.
- Connect a voltmeter to the Calibration Bus Output on the front panel D-connector (see Figure E-1). Set the voltmeter to the DCV function.




Figure E-1. VT1564A Gain Adjustment Voltmeter Connections

- 3 Prepare the VT1564A for calibration:
- Set the channel's range: VOLT<channel>:RANG <range>
- Set the calibration source to internal: CAL:SOUR INT
- Set the CAL DAC output voltage:CAL:DAC:VOLT <voltage> (see Table E-2 for <range> settings and CAL DAC <voltage> setting)
- 4 Note the voltmeter reading from the calibration bus output.
- 5 Send the value measured from the calibration bus output as the parameter for the calibration value: CAL:VAL <*voltage*>
- 6 Perform the adjustment by sending CAL:GAIN<*channel*> (adjusts each channel in about 5 seconds).
- 7 Send SYST:ERR? and read the result to verify the calibration command was successful.
- 8 Repeat Steps 3 through 7 for ranges and inputs in Table E-2.
- 9 Repeat steps 3 through 8 for channels 2, 3 and 4.

Table 3-1. Gain Adjustment Range Input Voltages

Channel Range	CAL DAC Voltage	
62 mV	55 mV	
0.25 V	0.24 V	
1 V	0.95 V	
4 V	3.8V	
16 V	15 V	

NOTE

Valid calibration input values sent to the digitizer are 0.85 to 0.98 of Full Scale for the range being adjusted. The CAL:VAL <input voltage> parameter must equal the actual input value. For example, if you input 0.9V to calibrate the 1 V range (instead of 0.95), send CAL:VAL 0.9 to the digitizer prior to the CAL:GAIN<channel> command.

A	channel block diagram, 34		
A24 Offset register, 128	commands		
abbreviated commands, 46	abbreviated, 46		
ABORt subsystem, 48	implied, 46		
accuracy, digitizers, 158	separators, 46		
addressing registers, 121	types, 45		
adjustment procedures, 164	common commands		
adjustments, digitizers, 163	*CLS, 110		
adjustinonts, digitizato, 100	*ESE, 110		
_	*ESE?, 110		
В	*ESR?, 111		
base address, 122	*IDN?, 111		
	*OPC, 111		
C	*OPC?, 112		
	*RST, 112		
cabling considerations, 23	*SRE?, 113		
CALCulate subsystem CALCulate:LIMit:FAIL?, 49	*STB?, 113		
CALCulate:LIMit:LOWer:DATA, 50	*TST?, 114		
•	*WAI, 114		
CALCulate:LIMit:LOWer:DATA?, 50 CALCulate:LIMit:LOWer[:STATe], 51	format, 45		
	quick reference, 109		
CALCulate:LIMit:LOWer[:STATe]?, 51 CALCulate:LIMit:UPPer:DATA, 51	configuring the digitizers, 19		
CALCulate:LIMit:UPPer:DATA?, 51	CVTable registers		
CALCulate:LIMit:UPPer[:STATe], 52	CVTable Channel 1 register, 130		
CALCulate:LIMit:UPPer[:STATe], 52	CVTable Channel 2 register, 130		
calibration, 163	CVTable Channel 3 register, 131		
calibration, 103	CVTable Channel 4 register, 131		
Calibration Flash ROM Address register, 131			
Calibration Flash ROM Data register, 132	D		
calibration intervals, 163			
Calibration Source register, 132	declaration of conformity, 11		
CALibration subsystem	description, digitizers, 13		
CALibration:DAC:VOLTage, 54	Device Type register, 126 DIAGnostic subsystem		
CALibration:DAC:VOLTage, 54 CALibration:DAC:VOLTage?, 55	DIAGNOSTIC SUBSYSTEM DIAGNOSTIC:DAC:GAIN, 63, 65		
CALibration:DATA?, 55	DIAGNOStic:DAC:OFFSet, 64		
CALibration:GAIN, 55	DIAGNOStic:DAC:OFFSet; 64 DIAGNOStic:DAC:OFFSet;RAMP, 64		
CALibration:SOURce, 57	DIAGNOSTIC:DAC:OFFSet:RAWF, 64		
CALibration:SOURce?, 58	DIAGNOSTIC:DAC:SOURce:RAMP, 65		
CALibration:STATe, 58	DIAGNOSTIC:INTerrupt:LINE, 66		
CALibration:STATe, 58	DIAGnostic:INTerrupt:LINE, 66		
CALibration:STORe, 59	DIAGnostic:MEMory:SIZE, 66		
CALibration:VALue, 59	DIAGnostic:MEMory:SIZE, 67		
CALibration:VALue?, 60	DIAGnostic:MEMOry.3/2E ?, 67		
CALibration:ZERO, 60	DIAGNOStic:PEK?, 67		
CALibration:ZERO:ALL?, 61	DIAGNOSTIC:PORE, 69 DIAGNOSTIC:SHORt, 70		
Cache Count register, 128	DIAGNOStic:SHORt, 70		
cautions, 17	DIAGNOSTIC:SHORT?, 70 DIAGNOSTIC:STATus?, 70		
0000000, 11	DIAGNOSIIC. OTATUS!, TU		

D (continued)	digitizers (cont'd)
digitizers	master-slave operation, 38
accuracy, 158	measurement uncertainty, 158
adding RAM, 19	memory sizes, 13
addressing registers, 121	Noise Verification perfomance test, 155
adjustment procedures, 164	Offset and Cache Count register, 128
adjustments, 163	operation, 33
application examples, 42	overload voltages, 14
base address, 122	performance test conditions, 152
block diagram, 33	Performance Test Record, 158
cable connector assembly, 27	power-on state, 35
cabling considerations, 23	Pre-Trigger Count High Word register, 136
calibration, 163	Pre-Trigger Count Low Word register, 137
calibration bus output port, 24	Range, Filter, Connect Channel 3, 4 register, 133
Calibration Flash ROM Address register, 131	READ registers, 125
Calibration Flash ROM Data register, 132	recommended test equipment, 151
calibration intervals, 163	register descriptions, 124
Calibration Source register, 132	register offset, 123
channel block diagram, 34	register-based programming, 121
command types, 45	reset state, 35
configuring, 19	Sample Control register, 138
CVTable Channel 1 register, 130	Sample Count High Byte register, 137
CVTable Channel 2 register, 130	Sample Count Low Word register, 137
CVTable Channel 3 register, 131	Sample Period High Byte register, 136
CVTable Channel 4 register, 131	Sample Period Low Word register, 136
description, 13	Samples Taken High Byte register, 131
Device Type register, 126	Samples Taken Low Word register, 131
VT1563A front panel features, 15	SCPI commands, 45
VT1563A gain adjustment, 166	setting interrupt line, 21
VT1564A front panel features, 16	setting logical address, 21
VT1564A gain adjustment, 167	specifications, 119
error messages, 145	Status/Control register, 126
external trigger input port, 24	Test Accuracy Ratio, 158
external triggering, 38	trigger block diagram, 35
FIFO High Word/Low Word registers, 128	Trigger Control register, 137
Filter Bandwidth verification test, 157	trigger input port cables, 24
front panel features, 14	trigger sources, 37
Gain Verification performance test, 156	Trigger/Interrupt Level Channel 1 register, 134
ID register, 126	Trigger/Interrupt Level Channel 2 register, 135
initial operation, 30	Trigger/Interrupt Level Channel 3 register, 135 Trigger/Interrupt Level Channel 4 register, 136
input cabling, 2-wire, 24	triggering, 37
input cabling, 3-wire, 24	verification tests, 151
input model, 25	WRITE registers, 124
input overload, 36	Zero Adjustment procedures, 165
installing in mainframe, 22	Zero Offset verification test, 154
internal triggering, 37	digitizers application examples, 42
Interrupt Control register, 129	documentation history, 10
Interrupt Source register, 130	accumentation motory, 10

E	installing digitizers in mainframe, 22		
VT1563A gain adjustment, 166	Interrupt Control register, 129		
VT1564A gain adjustment, 167	interrupt line, setting, 21		
error messages, 145	Interrupt Source register, 130		
calibration errors, 149			
execution errors, 145	L		
self-test errors, 149	linking commands, 47		
examples	logical address, setting, 21		
Digitizer Self-Test, 153	iogisal dadioss, solling, 21		
Initial Operation, 30			
Master Module Configuration, 39	M		
Sampling Using Immediate Triggering, 43	master-slave operation, 38		
Slave Module Configuration, 40	measurement uncertainty, 158		
Three-Wire Connections (Bridge), 25			
Three-Wire Connections (Voltage Measure), 26	N		
Triggering Using External Triggering, 44	Noise Verification test, 155		
Triggering Using Internal Level Trigger, 43	TVOIGO VOIMOAMON LOSE, 100		
Two-Wire Connections (Coaxial Cable), 26			
Two-Wire Connections (Differential Source), 27	0		
	Offset and Cache Count register, 128		
F	offset, register, 123		
FIFO High Word/Low Word registers, 128	operation, digitizers, 33		
Filter Bandwidth verification test, 157	OUTPut subsystem		
format, common commands, 45	OUTPut:TLT:SOURce?, 77		
FORMat subsystem	OUTput:TTLT:SOURce, 77		
FORMat[:DATA], 72	OUTPut:TTLT[:STATe], 78		
FORMat[:DATA]?, 72	OUTPut:TTLT[:STATe]?, 78		
front panel features, 14	overload voltages, 14		
functional verification test, 153			
,	P		
G	Performance Test Record, 158		
	performance tests, conditions, 152		
Gain Verification test, 156	performance verification		
	Filter Bandwidth test, 157		
- I	Gain Verification test, 156		
ID register, 126	Noise Verification test, 155		
implied commands, 46	performance verification test programs, 152		
initial operation, 30	performance verification tests, 154		
INITiate subsystem	power-on state, 35		
INITiate:CONTinuous, 73	Pre-Trigger Count High Word register, 136		
INITiate:CONTinuous?, 74	Pre-Trigger Count Low Word register, 137		
INITiate[:IMMediate], 74	programming, register-based, 121		
input overload condition, 36			
INPut subsystem	R		
INPut:FILTer[:LPASs]:FREQ, 75			
INPut:FILTer[:LPASs]:FREQ?, 75	RAM, adding, 19 Rango Filter, Connect Channel 1, 3 register, 133		
INPut:FILTer[:LPASs][:STATe], 76	Range, Filter, Connect Channel 1, 2 register, 133		
INPut:FILTer[:LPASs][:STATe]?, 76	Range, Filter, Connect Channel 3, 4 register, 133		
INPut[:STATe], 76	READ registers, 125		
INPut[:STATe]?, 76	recommended test equipment, 151 register descriptions, 124		
	register descriptions, 124		

R (continued)	SAMPle subsystem
register offset, 123	SAMPle:COUNt, 79
register-based programming, 121	SAMPle:COUNt?, 80
registers	SAMPle[:IMMediate], 80
A24 Offset, 128	SAMPLe:PRETrigger:COUNt, 80
addressing, 121	SAMPle:PRETrigger:COUNt?, 81
base address, 122	SAMPle:SLOPe, 82
Calibration Flash ROM Address, 131	SAMPle:SLOPe?, 82
Calibration Flash ROM Data, 132	SAMPle:SOURce, 82
Calibration Source, 132	SAMPle:SOURce?, 83
CVTable Channel 1, 130	SAMPle:TIMer, 84
CVTable Channel 2, 130	SAMPle:TIMer?, 84
CVTable Channel 3, 131	Samples Taken High Byte register, 131
CVTable Channel 4, 131	Samples Taken Low Word register, 131
description, 124	SCPI command reference, 47
Device Type, 126	SCPI commands, 45
FIFO High Word/Low Word, 128	abbreviated, 46
ID register, 126	abbreviated commands, 46
Interrupt Control, 129	command reference, 47
Interrupt Source, 130	command separator, 46
Offset and Cache Count, 128	format, 45
Pre-Trigger Count High Word, 136	implied, 46
Pre-Trigger Count Low Word, 137	implied commands, 46
Range, Filter, Connect Channel 3, 4, 133	linking commands, 47
READ registers, 125	parameters, 46
Sample Control, 138	quick reference, 115
Sample Count High Byte, 137	[SENSe:] subsystem
Sample Count Low Word, 137	[SENSe:]DATA?, 85
Sample Period High Byte, 136	[SENSe:]DATA:ALL?, 87
Sample Period Low Word, 136	[SENSe:]DATA:COUNt?, 88
Samples Taken High Byte, 131	[SENSe:]DATA:CVTable?, 88
Samples Taken Low Word, 131	[SENSe:]ROSCillator:EXTerna:FREQuency?, 89
Status/Control, 126	[SENSe:]ROSCillator:EXTernal:FREQuency, 89
Trigger Control, 137	[SENSe:]ROSCillator:SOURCe, 90
Trigger/Interrupt Level Channel 1, 134	[SENSe:]ROSCillator:SOURce?, 90
Trigger/Interrupt Level Channel 2, 135	[SENSe:]SWEep:OFFSet:POINts, 91
Trigger/Interrupt Level Channel 3, 135	[SENSe:]SWEep:OFFSet:POINts?, 91
Trigger/Interrupt Level Channel 4, 136	[SENSe:]SWEep:POINts, 91
WRITE registers, 124	[SENSe:]SWEep:POINts?, 91
reset state, 35	[SENSe:]VOLTage[chan-] [:DC]:RANGe?, 92
restricted rights statement, 9	[SENSe:]VOLTage[<chan>][:DC]:RANGe, 92</chan>
	[SENSe:]VOLTage[<chan>][:DC]:RES?, 92</chan>
S	specifications, digitizers, 119
	Status/Control register, 126
safety symbols, 10	STATus subsystem
Sample Count High Pute register, 137	STATus:OPERation:CONDition?, 95
Sample Count Law Word register, 137	STATus:OPERation:ENABle, 95
Sample Count Low Word register, 137	STATus:OPERation:ENABle?, 95
Sample Period High Byte register, 136	STATus:OPERation[:EVENt]?, 96
Sample Period Low Word register, 136	STATus:PRESet, 96

S (continued)

STATus subsystem (cont'd)
STATus:QUEStionable:CONDition?, 96
STATus:QUEStionable:ENABle, 96
STATus:QUEStionable:ENABle?, 96
STATus:QUEStionable[:EVENt]?, 96
SYSTem subsystem
SYSTem:ERRor?, 97
SYSTem:VERSion?, 97

т

Test Accuracy Ratio (TAR), 158 test equipment, recommended, 151 TEST subsystem TEST:ERRor?, 98 TEST:NUMBer?, 98 TEST:TST[:RESults]?, 103 Trigger/Interrupt Level Channel 1 register, 134 Trigger/Interrupt Level Channel 2 register, 135 Trigger/Interrupt Level Channel 3 register, 135 Trigger/Interrupt Level Channel 4 register, 136 Trigger Control register, 137 trigger sources, 37 TRIGger subsystem TRIGger[:IMMediate], 104 TRIGger:LEVel, 104 TRIGger:LEVel?, 105 TRIGger:MODE, 105 TRIGger:MODE?, 106 TRIGger:SLOPe[<n>], 106 TRIGger:SLOPe[<n>]?, 107 TRIGger:SOURce[<n>], 107 TRIGger:SOURce[<n>]?, 108 triggering the digitizers, 37

V

verification tests, 151

W

WARNINGS, 10 Warnings, 17 warranty statement, 9 WRITE registers, 124

Z

Zero Adjustment procedure, 165 Zero Offset verification test, 154